- Architecturally, this makes a lot more sense because each ComIF should be responsible for one SPI bus