This repository has been archived on 2024-06-16. You can view files and clone it, but cannot push or open issues or pull requests.
va108xx-hal/examples/timer-ticks.rs

118 lines
3.4 KiB
Rust
Raw Normal View History

2021-11-08 01:43:02 +01:00
//! MS and Second counter implemented using the TIM0 and TIM1 peripheral
#![no_main]
#![no_std]
use core::cell::Cell;
use cortex_m::interrupt::Mutex;
use cortex_m_rt::entry;
use panic_rtt_target as _;
use rtt_target::{rprintln, rtt_init_print};
use va108xx_hal::{
clock::{get_sys_clock, set_sys_clock},
pac::{self, interrupt},
prelude::*,
time::Hertz,
timer::{default_ms_irq_handler, set_up_ms_timer, CountDownTimer, Event, MS_COUNTER},
2021-11-08 01:43:02 +01:00
};
#[allow(dead_code)]
enum LibType {
Pac,
Hal,
}
static SEC_COUNTER: Mutex<Cell<u32>> = Mutex::new(Cell::new(0));
#[entry]
fn main() -> ! {
rtt_init_print!();
let mut dp = pac::Peripherals::take().unwrap();
let mut last_ms = 0;
rprintln!("-- Vorago system ticks using timers --");
set_sys_clock(50.mhz());
2021-11-08 01:43:02 +01:00
let lib_type = LibType::Hal;
match lib_type {
LibType::Pac => {
unsafe {
dp.SYSCONFIG
.peripheral_clk_enable
.modify(|_, w| w.irqsel().set_bit());
dp.SYSCONFIG
.tim_clk_enable
.modify(|r, w| w.bits(r.bits() | (1 << 0) | (1 << 1)));
dp.IRQSEL.tim[0].write(|w| w.bits(0x00));
dp.IRQSEL.tim[1].write(|w| w.bits(0x01));
}
let sys_clk: Hertz = 50.mhz().into();
let cnt_ms = sys_clk.0 / 1000 - 1;
let cnt_sec = sys_clk.0 - 1;
unsafe {
dp.TIM0.cnt_value.write(|w| w.bits(cnt_ms));
dp.TIM0.rst_value.write(|w| w.bits(cnt_ms));
dp.TIM0.ctrl.write(|w| {
w.enable().set_bit();
w.irq_enb().set_bit()
});
dp.TIM1.cnt_value.write(|w| w.bits(cnt_sec));
dp.TIM1.rst_value.write(|w| w.bits(cnt_sec));
dp.TIM1.ctrl.write(|w| {
w.enable().set_bit();
w.irq_enb().set_bit()
});
unmask_irqs();
}
}
LibType::Hal => {
set_up_ms_timer(
2021-11-08 01:43:02 +01:00
&mut dp.SYSCONFIG,
&mut dp.IRQSEL,
50.mhz().into(),
dp.TIM0,
2021-11-08 01:43:02 +01:00
interrupt::OC0,
);
let mut second_timer =
CountDownTimer::new(&mut dp.SYSCONFIG, get_sys_clock().unwrap(), dp.TIM1);
2021-11-08 01:43:02 +01:00
second_timer.listen(
Event::TimeOut,
&mut dp.SYSCONFIG,
&mut dp.IRQSEL,
interrupt::OC1,
);
second_timer.start(1.hz());
unmask_irqs();
}
}
loop {
let current_ms = cortex_m::interrupt::free(|cs| MS_COUNTER.borrow(cs).get());
if current_ms - last_ms >= 1000 {
last_ms = current_ms;
rprintln!("MS counter: {}", current_ms);
let second = cortex_m::interrupt::free(|cs| SEC_COUNTER.borrow(cs).get());
rprintln!("Second counter: {}", second);
}
cortex_m::asm::delay(10000);
}
}
fn unmask_irqs() {
unsafe {
cortex_m::peripheral::NVIC::unmask(pac::Interrupt::OC0);
cortex_m::peripheral::NVIC::unmask(pac::Interrupt::OC1);
}
}
#[interrupt]
fn OC0() {
default_ms_irq_handler()
2021-11-08 01:43:02 +01:00
}
#[interrupt]
fn OC1() {
cortex_m::interrupt::free(|cs| {
let mut sec = SEC_COUNTER.borrow(cs).get();
sec += 1;
SEC_COUNTER.borrow(cs).set(sec);
});
}