rust/va108xx-rs
6
0
Fork 0
Code Issues Pull Requests Projects Releases 7 Wiki Activity

doc correction
Some checks are pending
Rust/va108xx-rs/pipeline/head Build queued...
Details

Browse Source
This commit is contained in:
Robin Müller 2024-07-04 18:32:30 +02:00
parent d7c27446e0
commit 3196d74a34
Signed by: muellerr
GPG Key ID: A649FB78196E3849
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
va108xx-hal/src/uart.rs
View File

@ -370,7 +370,7 @@ impl<UART: Instance> UartBase<UART> {
let frac = ((sys_clk.raw() % (config.baudrate.raw() * 16)) * 64 let frac = ((sys_clk.raw() % (config.baudrate.raw() * 16)) * 64
+ (config.baudrate.raw() * 8)) + (config.baudrate.raw() * 8))
/ (config.baudrate.raw() * 16); / (config.baudrate.raw() * 16);
// Calculations here are derived from chapter 10.4.4 (p.74) of the datasheet. // Calculations here are derived from chapter 4.8.5 (p.79) of the datasheet.
let x = sys_clk.raw() as f32 / (config.baudrate.raw() * baud_multiplier) as f32; let x = sys_clk.raw() as f32 / (config.baudrate.raw() * baud_multiplier) as f32;
let integer_part = x as u32; let integer_part = x as u32;
self.uart.clkscale().write(|w| unsafe { self.uart.clkscale().write(|w| unsafe {