# **REB1 USER MANUAL**

Evaluation board for VA108x0 MCU from VORAGO



FEBRUARY 10, 2017 VORAGO TECHNOLOGIES



## Contents

1	Intro	oduction	2
	1.1	Purpose of Document	2
	1.2	Overview of Hardware and Software components	2
	1.3	REB1 board component placement diagram	3
	1.4	Connector pin assignment table	3
	1.5	Materials List	4
	1.6	Support	4
2	Soft	ware Setup	4
	2.1	Required Downloads	5
3	Hard	dware check	9
	3.1	Powering up the board	9
4	Star	ting an IDE and building a program	9
	4.1	Keil IDE –	9
	4.2	IAR EWARM IDE	.8
	4.3	iSYSTEM winIDEA IDE – 2	1
	4.4	J-Link OB and RTT (Real Time Terminal)2	5
	4.5	Programming procedure (Keil Specific) 2	6
5	Soft	ware Development Kit 2	8
	5.1	Project organization 2	8
	5.2	CMSIS compatible driver 2	9
	5.3	Preprocessor directives	0
6	Lab	exercises	0
	6.1	Lab 1 – Toggling an output pin to blink an LED3	0
	6.2	LAB2 - Advanced input pin filtering and debounce of switch input	2
7	Com	nmonly asked questions	2
8	Oth	er resources for VA108x0 code	3
9	Revi	ision history	3



### 1 Introduction

#### 1.1 Purpose of Document

This document is intended to provide instructions on how to use all features of the REB1 evaluation board and provide a working platform for software development with either the VA10800 or VA10820 MCUs from VORAGO. The VA10820 has supplemental EDAC (error detection and correction) and memory scrub functionality. In all other ways, the two devices are register set identical.

#### 1.2 Overview of Hardware and Software components

The REB1 evaluation board includes a JTAG interface from Segger known as J-Link OB. There is no need for a separate JTAG debug pod although a connector is provided if a different tool is preferred. SEGGER Microcontroller is a full-range supplier of hardware and software development tools. The J-Link OB allows the board to be connected directly to the USB port of a PC to allow:

- Power to be supplied from the USB 5V supply
- JTAG communications for debug and programming
- Terminal communications to allow data transfer between a PC terminal window and the VA108x0 MCU.

A block diagram of the evaluation board is shown here. The intent of the board is to provide sufficient hardware to evaluate all facets of the MCU at room temperature. *Figure 1 - Block diagram of REB1* 





#### 1.3 REB1 board component placement diagram





#### 1.4 Connector pin assignment table

The schematic for the board is one of the included files in the REB1 software download package. To assist with quickly finding which pins are tied to the various connectors on the board, the following set of tables are provided.



#### Table 1 - REB1 Connector designations

J4	Power	J8	MCU connect	J9	MCU connect	J13	MCU connect	J14	MCU connect	J15	MCU connect
	connect	1	I2CB_SCL	1	I2CB_SCL	1	PORTA_23	1	PORTB_10	1	PORTA_27
1	NC	2	I2CB_SCL	2	I2CB_SDA	2	PORTA_30	2	PORTB_11	2	PORTA_26
2	NC	3	I2CB_SDA	3	VCC_SYS	3	PORTA_29	3	PORTB_12	3	PORTA_25
3	NC	4	I2CB_SDA	4	VSS	4	PORTA_31	4	PORTB_13	4	PORTA_24
4	VCC_SYS	5	VSS	5	PORTA_31	5	VSS	5	PORTB_14	5	PORTB_2
5	+5V	6	VSS	6	PORTA_29	6	VCC_SYS	6	PORTB_15	6	PORTB_3
6	VSS	7	VCC_SYS	7	PORTA_30	7	NC	7	PORTB_16	7	PORTB_4
7	VSS	8	VCC_SYS	8	PORTA_28	8	NC	8	PORTB_17	8	PORTB_5
8	NC			9	PORTA_23	9	NC	9	PORTB_18	9	PORTB_6
JS	ADC connect	J8	layout	10	PORTB_22	10	NC	10	PORTB_19	10	PORTB_7
1	AND	1				11	VSS	11	PORTB_20	11	PORTB_8
2	AN1	3		J10	MCU connect	12	VCC_SYS	12	PORTB 21	12	PORTB 9
3	AN2	7		1	PORTA_0	J	3 lavout	13	VCC SYS	13	VCC SYS
4	NC			2	PORTA_1	1		14	VCC SYS	14	VCC SYS
5	NC			3	PORTA_2	3		15	VSS	15	VSS
6	NC			4	PORTA_3	5		16	VSS	16	VSS
-				5	PORTA_4	7	L B	10	135	10	435
				6	PORTA_5	11					
				7	PORTA_9						
				8	PORTA_8						

#### 1.5 Materials List

- REB1 evaluation board Programmed with demonstration program
- 36" Micro USB cable
- Insert card with component placement picture and URL
- 7 jumpers.

#### 1.6 Support

Email: <u>info@voragotech.com</u> Reference REB1 in the email title.

### 2 Software Setup

Three sets of software will be working in concert:

- Integrated Development Environment (IDE) {Either Keil, IAR or iSystem},
- Segger J-Link RTT viewer and
- Embedded code running on the VA108x0 processor.

The IDE allows code to be developed, compiled, debugged and programmed to an SPI EEPROM on the board. The J-Link RTT Viewer allows terminal communication between the PC and the VA108x0 MCU. Keys pressed on the keyboard can be routed to the VA108x0 MCU and printf



statements from the VA108x0 MCU can either be logged into a file or shown on a terminal window. See Figure 3 - Software interaction for REB1.





#### 2.1 Required Downloads

The following downloads are required to allow full functionality of the evaluation board. These tools are evaluation versions and are free of charge. Three IDE options are provided. Only one IDE is needed. Please download <u>one IDE</u>, the Segger J-Link software and the VORAGO REB1 software development code as outlined in the below sections.

#### 2.1.1 Keil $\mu$ Vision Integrated Development Environment

Keil offers an evaluation version of the IDE for free that will support compiled code of 32kbytes and below. <u>http://www.keil.com/arm/mdk.asp</u> (approximately size = 400 Mbytes)



A	RMKE					ARM
A	Products	Download	Events	Support	Q. Search Kail_	· 00
ARM Micri AR Ro	I Development ocontroller Deve M Complation 1 al-Timo Trace an	t Tools Kopment Kit bols d Analysis	MDł	ATM Development Tools     ARM Microcontro	ller Development Kit	
RT CA	X Raai-Time Ope IN Driver IST File System IS Host	naling System		ARM C/C++ Com	pler gW Protiverager, X Real-Time Operating System	sion Estir & Detugger
TC GL MDK What	PIP Networking II Library GARM Product I I's New In MDK	Suite Selector -ARM	ļ	CAN Interface	File S	iystem Device
ULIN Over	IK <sup>™</sup> Debug Ad Yaw	lapters		TCP/IP Networking	Súite GUI I	lbrary
Corte Corte ARM ARM	uation Boards ex-M Board Con ex-R Board Con 17 Board Compa 9 Board Compa	nparison nparison arison arison	O Ro The M ARM9 easy to	Chine e quest a Dovie Download DK-ARM is a complete softwa * processor-based devices. M b learn and use, yet powerful e	age to see now internation shart provide pergeneration to development environment for Contex. <sup>70</sup> -1 DK-ARM is specifically designed for micro nough for the most demanding embedded	M, Cortex-R4, ARM7" and controller applications, it is I applications.
Reso Down	nicad MDK-ARM	v	Feat	ures emplete support for Cortex-M.	Contex-R4, ARM7, and ARM9 devices	

Please use the default directories for the "core" and "pack" when prompted for information during the install.

Folder Selection Select the folder where SETUP will install files.	<b>ARM</b> <sup>®</sup> KEIL
Press 'Next' to install MDK-ARM to these folders. Press 'Brows	e' to select different folders for installation.
Core: C:\Keil_v5	Browse
Pack: C:\Kaii_v5\ARM\PACK	Browse

Before the MDK install is complete, the pack installer dialogue will open. Let it run to completion and then close it. The va108xx.pack will be loaded later when we open the project.

#### 2.1.2 IAR Embedded Systems for ARM IDE

Visit <u>https://www.iar.com/iar-embedded-workbench/#!?currentTab=free-trials</u> and download the latest version. At the time of this document creation, the latest version was 7.7. The download size is approximately 1GB.



ARM	IAR Embedded Workbench for
Download Software	The evaluation license is completely free of charge and allows you to try the integrated development environment and evaluate its efficiency and ease of use. When you start the product for the first time, you will be asked to register to get your evaluation license.
(Version 7.70, 1049.31 MB)	After download and installation, you have the following evaluation options to choose from:
	<ul> <li>a 30-day time-limited but fully functional license</li> </ul>

Please use the default install directories. The IDE will be invoked in a later step when the example project is started. Please select the 30-day time-limited version of the code. Most projects for the VA108x0 parts exceeds the 16 kbyte limit of the perpetual free version.

#### 2.1.3 iSystem winIDEA

Visit <u>http://isystem.com/products/software/winidea</u> and navigate to the download page <u>http://isystem.com/download/winideaopen</u>. The latest at the time of printing this document can be found at <u>http://www.isystem.com/downloads/winIDEA/setup/winIDEAOpen9\_12\_294.exe</u> Down load the software and install it as instructed. Use default paths. Important files will be stored at: .../user/"YourUserName"/AppData/Roaming/ASYST/WinIDEA. There should be 5 files unique to the VA108xx in this folder:

- VA10820.sfr
- VA10800.sfr
- VA108xx.svd (contains all register definitions for the device)
- UMI2\_va108xx\_EE.s32 (programming file that the iTAG50 tools uses to program the SPI EE on the REB1 board.
- VA108xx.json (contains debug interface specifics for a device)

If these files are not present, please copy and paste them from the iSystem project folder. /REB1\_BSP.software/mcu/projects/reb1\_va108xx\_iSystem/app/reb1\_reference/reb1\_va108xx.



	Definig - Tritos - Countrage	Performance - Visuali	andon - Tinth -	Report			
Downloads	winIDEA Open						
winIDEA / testIDEA	winIDEA Open from ISYSTEM is ARM/2/ARM9 ITAG products, diff	a tree Cortex-M (and ARM)	7/ARM9) software vare (e.g., SEGG	e development and tes	t platform su	porting iSYSTEM's Cort and a large number of ex	ex-M and valuation
winIDEA Open	boards. Besides support for diffe	rent debug hardware, it incl	udes the arm-nor	e-eabl-GNU toolchain,	with no code	e size restrictions for exer	cutables.
Examples	code size restriction of 32K appl	er na Arow is supported as	were camer comp	ers can be easily inter	lasio em tr	e weissen open obid st	an raight to
winIDEA / testIDEA APIs	winIDEA Open is provided with r	o support. It is recommende	ed to use winIDE/	A Open only for evalua	tion and non	-critical projects. To beco	me entiti
Eclipse Plug-ins	ISYSTEM technical support, use	r can any time upgrade to s	tandard winIDEA	version and start work	ing on a com	mercial project with no as	dditional
Technical Articles	and a process.						
Brochures	Full Release						
	File Name	File Version	Size	Release date			
	winIDEA Open Setup	9.12.256	344,0 MB	02/2018	mirror	winIDEA Open Full Inst set)	tait (1.6%
Cortex	and the second se	A 10 848	376.7 MB	10/2016	mirror	winIDEA Open Full Inst	tail (1 file
Cortex	winiDEA Open Setup	9.12.268				set)	

#### 2.1.4 Segger J-Link

#### https://www.segger.com/jlink-software.html

Select Software and documentation pack for Windows V6.10n [23,162 KB]. If a later version is available, please use it.



#### 2.1.5 VORAGO Software and Documentation

#### http://voragotech.com/REB1.

This will have the following components in a single .zip file:



- VA108x0 Software Development kit (Folder structure with many \*.c, \*.h and Project files)
- VA108x0 Software Documentation (html file structure)
- VA108x0 Pack file with programming algorithms, header and .SVD files. (Single .zip file that can either be open separately or by the Keil IDE)
- REB1 Schematic (Single .pdf document)
- REB1 User's Manual (Single .pdf document)
- REB1 Quick Start Guide (Single .pdf document)

### 3 Hardware check

### 3.1 Powering up the board

The Segger J-Link driver needs to be loaded prior to plugging the board to a PC. See 2.1.4.

- Before connecting the board conduct a jumper check. Only the following jumpers should be inserted:
  - Clock multiplier select (J16). Two jumpers as shown in figure 2.
  - Clock source jumper (J18)
  - MCU voltage supply shunts (J2 & J20)
- Connect the USB cable between PC and the REB1 board
  - The D\_3V3 LED will indicate that power is applied.
  - D1 will indicate that the J-Link OB enumerated and has successfully connected to the VA108x0 device. If D1 does not turn on, or continually flashes, remove jumper J21.
- If the MCU has the pre-programmed example code running, LED D2 will blink at a relatively fast rate of 10 Hz.
  - Pressing the **RESET** button (S2) will hold the device in RESET. Releasing it will commence the boot sequence and start code executing.
  - Pressing the user switch (SW\_USER) will toggle LED D3 on and off. If the button is held low, the LED will toggle on and off.

## 4 Starting an IDE and building a program

Depending upon which IDE you decide to use, the steps to run a program will be different. The following three sections provide step by step instructions for starting the IDE, downloading code and running a program on the VA108x0.

#### 4.1 Keil IDE –

#### 4.1.1 Opening a project

The download from VORAGO has a file structure as outlined here.





A populated Keil project is available in the ../software/mcu/project/reb1\_va108xx\_Keil folder as shown here.

ile	Home Share View			
$\rightarrow$		(C:) > REB1_BSP > software	e > mcu > project >	reb1_va108xx_Kei
^	Name	Date modified	Туре	Size
*	hdr	11/30/2016 10:49	File folder	
	listings	11/30/2016 10:49	File folder	
4	📙 objects	11/30/2016 10:51	File folder	
4	src .	11/30/2016 10:49	File folder	
4	JLinkLog.txt	11/29/2016 11:49	Text Document	164 KB
	📓 JLinkSettings.ini	6/8/2016 5:15 PM	Configuration sett	1 KB
	reb1_va108xx.uvguix.demo	11/29/2016 11:51	DEMO File	168 KB
	reb1_va108xx.uvoptx	11/29/2016 11:51	UVOPTX File	26 KB
	🔣 reb1_va108xx.uvprojx	11/29/2016 11:51	µVision5 Project	23 KB

Double click on the file ending with uvprojx and the Keil IDE should open with this project loaded. The screen should look like the figure below.



File East View, Waled Flatt	Debug Respheret Teas SVCS Window Help
DOM MILLON	
() [5 P3 () [1] [1]	
Brand Office	An and a second second second because the second
G "S Project rebl_valiBer	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
🖶 🔐 rekt_val0ks	32 vulatile wint&_t bounce_cot = 0r
m 🛄 common	33
iii 🞑 dever	as int main()
🖶 🖾 custem	36 uint8 t our temp = 0/
in 🞑 additions	37 ist32_t ret_code = 0;
	35 uinni6 t adu,data = Dr
	NOR DETVER GPIO *FALD = ADriver GPIOA 10:
	41 Fendal
	42
	42 /* Endlis cloce for all peripherals */ We available cloce for all peripherals */
	46 CLX EMALE UNTA   CLX EMALE 1947   CLX EMALE 1947   CLX EMALE 1943   CLX EMALE 1943   CLX
	46 CLE_EXABLE_TONGR   CLE_EXABLE_TITLITY   CLE_EXABLE_FORTIO );
	17 I I I I I I I I I I I I I I I I I I I
	We /* Initialie Loging module */
	NOR Logilod INTO, ANSI COLOR SNEED "Welcome to Virego Testinologies MERI Valdius software! \n" )
	S1 if VOR SYSCONFIG->FROCID == FROCID TORCE )
	52 VOR_Log(LOG_INFO, ANSI_COLOR_GREEN"(RL0000 HCU) x");
	33 Cise 34 We See 100 JUD 1017 CODE CENTRALISION WT 1971
	35 VOR Log (LOG 18FO, "Partianted \n");
	36 VOR_Log(LOG_ISFO, "Reset Statue: DaVORs \s", VOR_RESCONFER-SEE_SEET()
	57
	35 J. J. Contigure (a)(10), Jule Webs will continuously bline let us. */ 56 Filture: System Networks.
	40 PAIO-SINITIALINA (HULL):
🗐 🖦 👌 🚛 🛛 🛼 🛛 🚛 🖓	**
Build Guild	
	1
3.4	
	FLIME / LIMPLEY Cartes LIGOR CE. Communication Reve

It is possible that you may get an error message referencing an invalid device being selected. This can be expected since the device pack file for the va108x0 was not installed yet. Continue to the next section to install the pack file.

#### 4.1.2 Installing a Pack File

As part of the multi-level CMSIS standard

(<u>http://www.arm.com/products/processors/cortex-m/cortex-microcontroller-software-interface-standard.php</u>.), ARM has created an efficient way to pull in all the necessary information for an IDE to work with an MCU. The "pack" file has: NVM programming code, header file information, documentation for the MCU, and an SVD file (System View Description).

To import the pack file, follow these steps:

From the Project pull-down menu, select "manage" and then "pack installer". This will open another window.

Ef CriskC Boards (Ruby,	family/software/mov/project/ruby_eval_board/ruby_eval_board_uvprojx + µVision	_	
File Edit View Pro	ject Plash Debug Peripherals Tools SVCS Window Help		
i 🗋 🐸 🖬 🕼 🛛	New physion Project		🔍 🞍 🔿 🖉 🔚 🔍
00000	New Multi-Project Workspace		
Project	Open Project		
B A Poiett rub	Oose Project		
BubyEve	Export		
ip 🗁 Corr	Manage		Project Berrs
- 0 -	Select Device for Tennet Todorfunillowerf		Hulti-Project Workspace.
0-11 f	Denver Ben		Run-Time Environment
₽ <u></u> 1	Ontines for Jarnet Tudorfor Resert	48.87	🐡 Select Software Packs
	operation of the gas ready and the second seco		Reload Software Packs
°₩1	Clean Targets		触 Pack Installer
	Build Target	F7	Migrate to Version 5 Format +FAT = 4Driver GPIO
e 🎃 Drive 🛄	Rebuild all target files		
-0 - 9	Batch Build		
- 🖸 , 🕸	Translate CISRC&eards/Jluby_Family/seftware/incu/project/ruby_eval_beard/src/reb_main.c	C91-F7	x00ffffff;
	Step build		
	Translate Cromcito and shouldy_naming software incorprojectionaly_eval_board should_main.c	091+177	xOOffffff;
E Preject 6 Bao			

 From the pack installer window, Use the "file" pull-down menu and select "import". Navigate to the VA108xx1.0.0.pack file which was part of the VORAGO download and hit the **Open** button.



Rack Installer - C/Keil, ySIARM/PACK	of the second seco	_		
Elle Eacks Window Help				
Device: Generic - VA108xx				
1 Devices Boards	Þ	d Packs Examples		Þ
Search: • >	(	Pack	Action	Description
Desire /	European and	11 Device Specific	1 Park	
Device /	Summay 2010	K Vorago: VA108xx	<ul> <li>Up to date</li> </ul>	VA108xx ARM Contex-M0 Device Family Pack
Birls All Devices	A Devices	R-Generic	11 Packs	
Antip Antip Marcaneoucler	4 Devices	R-ARM-CMSS	Up to date	CMSIS (Cortex Microcontroller Software Interface Standard)
Ambig Micro	12 Devices	R KeitsARM Compiler	Up to date	Kell ARM Compiler extensions
Analog Devices	19 Devices	E Keilslansson	S Install	Jansson is a C library for encoding, decoding and manipulating ISON data
in a stand	10 Devices	<ul> <li>Keil MDK-Middleware</li> </ul>	🕹 Update	Keil MDK-ARM Professional Middleware for ARM Contex-M based devices
a come	20 Venes	K. Keil-MDK-Network DS	S lestal	Keil MDK-ARM Professional Middleware Dual-Stack IPv4/IPv6 Network for A
is Cypress	301 Devices	10 holP: holP	S Install	IwIP is a light-weight implementation of the TCP/IP protocol suite
Constant	1 Paries	× Micrium RT05	S Install	Micrium software components
- Venetic	1 Device	-Onx-Embedded: Midd.	O Install	Middleware Package (CycloneTCP, CycloneSSL and CycloneCrypto)
	ADM Codes MD STARTS 1610 PANE 179 10 PONE	H-wolfSSL=CvaSSL	© Install	Light weight SSL/TLS and Crypt Library for Embedded Systems
0 0 United	How Control West 2 Minute 10 KD Review 120 KB Room	H-YOGITECHERSTL AR-	© Install	YOGITECH fRSTL Functional Safety EVAL Software Pack for ARM Cortex-M
R Plates	02 Decise	R-VOGITECHHRSTL ST.	😔 Install	YOGITECH (RSTI, Functional Safety EVAL Software Pack for STM82Fx Micro-
to a Maxim	4 Devices			
in a later	4 Devices			
Nerdia Famila andustra	3 Devices			
Pedrac semiconductor	7 Devices			
- Playaban	Jay Devices			
Re- Prove	200 Devices			
it - Circo Labr	20000			
	0 Devices			
IN CONTRACTOR	40 Devices			
The A Trans Independence	Mi Devices	•		
a to the second second				
Output				**
C/Keil_v5\ARM/PACK.Download/Vorago.VA	408xx1.0.1.pdst: warning #500: pack "Vorage.W4108xx1.0.7 is already defined in file C:	(keil_v5\ARM/PACI0.Download)//ors	ge.VA100xx1.0.h	pdsc - duplicate is ignored
Update available for Keil: MDK-Middleware	(installed: 6.5.0, available: 7.0.0-beta)	-	-	
Roady				ONUNE

ΤΕ C Η N Ο Ĺ Ο G Ι Ε S

At this point, the VA108x0 information will be installed in the Keil file structure and will be available for use. It includes:

- Datasheet and programmers guide
- SVD file (used by debugger to show register and bit names)
- Va108xx.h file which has all the register and bit definitions
- Programming files for the SPI EE on the board and other SPI memories.

#### 4.1.3 Configuring options

The Keil IDE is a very powerful and flexible tool which requires several options to be assigned before it is operational with a specific MCU and JTAG debugger probe. The following sections provide the minimum options for the VORAGO software development kit to function.

All the options can be accessed under the **Project** pull-down menu as shown here. An alternative way to access the options is to right-click on top level folder of the project.





An options window with 10 pull-down menus will open.

#### 4.1.4 Debug options

The Keil IDE supports many forms of JTAG interfaces. The default debug connection is the ULINK2 from Keil. The REB1 board has a built in JTAG interface called Segger J-Link OB. The IDE must be told which JTAG interface is used. See below for screen captures on how to do this. First use the pull-down menu of the **Debug** options window to select "J-LINK/J-TRACE Cortex". Note that there is no special selection for J-LINK OB.



Options for Target 'reb1_va108xx'	
Device   Target   Output   Listing   User   C/C++   Asm	Linker Debug Utilities
C Use Simulator <u>with restrictions</u> Settings Limit Speed to Real-Time	Use: J-LINK / J-TRACE Contex     Settings
Load Application at Startup Run to main() Initialization File: Edit	Load Application at Startup     Initialization File:      Edit
Restore Debug Session Settings	Restore Debug Session Settings
✓         Watch Windows & Performance Analyzer           ✓         Memory Display         ✓         System Viewer	✓       Watch Windows         ✓       Memory Display         ✓       System Viewer
CPU DLL: Parameter:	Driver DLL: Parameter:
SARMCM3.DLL       Dialog DLL:     Parameter:       DARMCM1.DLL     -pCM0	SARMCM3.DLL       Dialog DLL:       Parameter:       TARMCM1.DLL       -pCM0
ОК Са	ncel Defaults Help

Second, set the J-Link to use the JTAG connection. Click the **Settings** button and select "JTAG" in the Port Window. The "Max Clock" selection can be anything up to 5 MHz. The board should be connected to a PC prior to setting up the Debugger. This will allow the tool to identify the J-LINK OB and the IDCODEs of the MCU's TAP controllers.

Note: An error message may be displayed stating the J-Link does not recognize the MCU. If that occurs, hit "ok" and select the generic Cortex M0 in the subsequent dialogue box. This error message should only occur on the first attachment to the board with the MDK.



J-Link / J-Trace Adapter	JTAG Device Chain
SN:         660006158         Image: Constraint of the second seco	IDCODE     Device Name     IR len     Move       Dx040037E3     Unknown JTAG device     5     Up       Dx0 Dx0BA01477     ARM CoreSight JTAG-DP     4     Dow       TDI      III     +     Dow       C Automatic Detection     ID CODE:
Connect & Reset Options Connect: Normal  Reset: Normal Reset after Connect	ormal Cache Options Download Options
Interface TCP/IP IVSB C TCP/IP IP-Address Scen	Settings s Pott (Auto: 0) Autodetect JLink Info Units

Note that two IDCODEs will appear in the "JTAG Device Chain" window. One is the standard ARM CoreSight JTAG-DP, the other is the test chain for the device.

#### 4.1.5 Select device

If the Vorago.VA108xx.vers.pack file has been imported, the VA108x0 will be shown under the generic group. The memory map for the VA10800 is a subset of the VA10820 and only one device is shown, VA108xx.

ect Devic	e for Target 'RubyEvalBoard'		Σ
)evice	Software Packs	▼.	
Vendor: Device: Toolset: Search:	Generic VA108xx ARM		
ocuron.	1	Description:	
4 9 9 9 9 9 9 9 9 1 9 1 9 1 1 9 1 1 9 1 1 1 1 9 1	ARM Generic VA108xx Series VA108xx rexas Instruments	The VA10&x series contains an ARM Cortex-M0 processor running up to 50 MHz with a peripheral set including I2C, SPI, UART.	•
		OK Cancel He	elp



#### 4.1.6 Project Build

The Keil tool has several ways to access many functions. There is always a pull-down menu available but many functions have hot keys or icons that can be clicked on. To compile and link the entire project, the "Rebuild all target files" function must be called. The **Build** button translates modified or new source files and generates the executable file. The **Rebuild** command translates all source files regardless of modifications. Options for doing this include:

- Pull down menu

C/GRC/Boards/Fuby_Family/aotheare/mos/project/reb1_ve108xx/veb1_ve108xx.uxprojx - p//aion	and the second second
Pile Edit View Project Plash Debug Peripherals Tools SVCS Window Help	
Image: Constraint and Constraint a	
Com Hanage     Select Device for Target 'reb1_va108cc'      Expose Ifon	hooesa La
The second secon	AR+P7
Clean Targets	PT CHSIS S
Stop build	Cld+F7 logies.
File Edit View Project Fla	
- 🗋 🚰 🛃 🐉 👗 🛍	
😵 🖾 🕮 🙀   🙀   R	
Project	

- Icon

Note: The "F7" is a hot key for the **Build** Button.

#### 4.1.7 Download and debug

To enter a debug session, use the **Debug** pull-down menu and choose "Start/Stop Debug Session". Alternatively, there is an icon to perform the same task.





Once the IDE has entered debug mode, the screen appearance will resemble the following image.

CISEC/Board/Auby_Tenely/sof	tware'uncu/project/veb1_ve508x/veb1_ve108xc.uvprojx - µ/Vidor		Accessible and and
Plie Edit View Project Had	Debug Perpherals Tools SVCS Window Help		
DU HUM I SA	+- P B B B 2 2 0 11 3	- · · · · · · · · · · · · · · · · · · ·	
25 BO H P O 1	· · · · · · · · · · · · · · · · · · ·	- 2 ·	
Repliteti # 💽 Di	senerally		- 01
Repter Y	35: (		+
E Con	0x00003320 B51C 9058 (r2-r1,1r)		
	171 int37 t ret mde = 01		
- 12 0.	In the second		
22 - 22	autory utatu [] seb main [] statup variation []		<b>▼</b> 8
	31		
16 5.	32 Volatile wint6_t bounce_cnt = 03		
끈 옷 !!!	36 int main()		
nis 0.	3T int32 t ret code = D;		9
	38 uintlē t adc_date = 0;		
RIDDPS I	25 Upp DETVER GRID *Dald = ADriver GR	05.50-	
<b>用14</b> 4月6、 年。	41 fendif		
101 PTC	42	125	
H Barked	<ul> <li>43 /* Enable clock for all peripheral</li> <li>44 VOR SYSCONTIG-&gt;PERIPHERAL CLE INAR</li> </ul>	LE = ( CLE EMABLE PORTE ) CLE EMABLE PO	RTB   CLE ENGALE SPIN   CLA
N System	45	CLE_ENABLE_DARTA   CLE_ENABLE_DA	RTB   CLK_ENABLE_I2CA   CLF
Mode T.	46	CLR_ENABLE_IONGR   CLR_ENABLE_UT	ILITY   CLK_ENABLE_PORTIO )
Projett BRegaten 4			
Current	19	Cut State - Local	* 00
NS 1, 'SPIC	+	Name Locali, Tone	
NS 1, 'PA10		= 9 re 0x00003. int (I)	
	(t)	c. 0.00 auto	
2		Dana and Internet	<u>.</u>
ABDING Breadlaable Brea	AKENADIS BESAKKLIL STSAKLIST BreakSet	63 rva zora + rocast 1 m upmish 1	
		14,000 / 3 TRACE Contex 11, 11,00000000 (4	A LOS CL CAP, MUN, SCAL

Many options are available under the debug menu as shown here. Most of these functions have buttons on the menu bar for quick point and click access. If the demonstration program has been loaded, the **Run** button can be pressed to begin code execution. LED D2 should begin to blink.





#### 4.2 IAR EWARM IDE -

#### 4.2.1 Opening a project

The BSP download from VORAGO has a file structure as outlined here. There are several unique files for IAR that are stored inside the reb1\_va108xx\_IAR folder. Common, driver and utilities folders contain files that work with any IDE.

JULWAIE	
📂 mcu	
📂 common	
📂 driver	
📂 project	
📂 reb1_va108xx_Keil	
📂 reb1_va108xx_IAR	
📂 reb1_va108xx_iSyste	n
📂 utilities	

Inside the reb1\_va108xx\_IAR folder is a workspace file, reb1\_va108xx.eww. Double click on this file and IAR EWARM tool will open with the REB1 software loaded.

		0.6		
lorkspace		× 100	log.c [stdig.h   string.h   segger rtt. printf.c   reb. main.c   reb. timer.c   segger rtt.t   segger rtt.h   reb. log.h	main() + (
ab1_va108xx		~	1E/	-
Files	2: b3		<pre>  * #file reb_main.c  * #version VI.5  * #version VI</pre>	
reb1_ve1Ubox		14		

#### 4.2.2 Select device

To set the device, select the **Project** pull-down and follow the selection path as shown here:



Project -> Options -> General Options -> Device -> "Vorago VA10800"

The linker and flash loader should automatically fill when the device is select.

_	Custom Build	Suppress download
_	Build Actions Linker	Use flash loader(s)
-	Debugger	Override default .board file
_	Simulator	TOOLKIT_DIR\$\config\flashloader\Vorago\FlashV/
_	Angel	
_	CADI	Edit
	CMSIS DAP	

#### 4.2.3 Configuring options

The tool has many configuration options. Only the critical ones are discussed here. The IDE must know which debug pod is being used. Since the REB1 board comes with an on-board Segger debugger, we need to select "J-Link". Under the **Project** pull-down menu, select **Options** and then **Debugger.** Set the driver to "J-Link / J-Trace".

File Edit View Project J-Link Tools Win	dow Help
D 🗳 🖬 🕼 🎒 🐇 🛍 🛍 🗠 🗠 🗌	
Workspace	× reb log.c   stdio.h   string.h   segger rtt printf.c reb main.c   reb timer.c   segger rtt.c   segger rtt.h   reb log
reb1_va108xx	✓ 1 ⊟ /**********************************
Files	C Options for node "reb1_va108xx" X
Common     Common	Category: Factory Settings
core_cmFunc.h	General Options  Static Analysis
	C/C++ Compiler Setup Download Images Extra Options Multicore Plugins
H Irq_va108xx.h H ⊕ ∰ startup_IAR_va108xx.s	Output Converter Driver Run to BE Custom Build Hind// Trace
System_va100xx.c	Build Actions Linker Setup macros
	Debugger         Use macro file(s)         2GO           Simulator         AL,
h reb_adt75.h	CADI
	GDB Server Device description file
reb_rog.n	
	TI Stellaris

Project -> Options -> Debugger -> Setup -> J-Link/J-Trace



#### 4.2.4 Clean and Project Build

Before a program can be executed, it must be built which includes compilation and linking. Prior to rebuilding the project, it a good idea to "clean" the workspace which can remove stale files. Using the **Project** pull-down menu, select **Clean**.

Project -> Clean

To rebuild, use the **Project** pull-down and select **Rebuild All**.

Project -> Rebuild All

#### 4.2.5 Download and debug

IAR offers many options for entering debug mode. We are only going to explain how to use one of those. Under the **Project** pull-down, select **Download and Debug**.

Project -> Download and debug

#### 4.2.6 Running the program

To begin program execution, use the **Debug** pull-down and select **Go**. If the program is running properly, LED D2 will be flashing.

#### 4.2.7 Using Segger RTT (Real Time Terminal)

Section 4.4 provides more detailed information on the RTT. Specific to the code created for the IAR tool, the connection procedure is a bit different. First follow the steps in 4.2.1 to 4.2.6. At that point, the software is running on the MCU and it is possible to connect with the RTT. Navigate to the RTT\_Viewer application (Program Files (x86)s -> Segger -> JLink\_V6.10n -> JLinkRTT\_Viewer.exe). A dialog box like the one shown here will appear. Select "Existing Session" and "Auto reconnect", then click on OK.

J-Link RTT Viewer V6.10n   Configuration 🛛 🗙			
Connection to J-Link			
⊖ USB			
⊖ TCP/IP			
Existing Session Auto reconnection	ect		
OK Can	cel		

🛃 J-Link RTT Viewer V6.10n



The temperature and ADC information should be broadcast to the terminal every 5 seconds as shown here.

File Terminals Input Logging Help All Terminals Terminal 0 Terminal 1 Log 0> 0> ADC O/P (0(0V) to 1023(3.3V)): 526 0> 0> Temperature: 26(C) 0> 0> ADC O/P (0(0V) to 1023(3.3V)): 526 0> 0> Temperature: 26(C) 0> 0> ADC O/P (0(0V) to 1023(3.3V)): 526 0> 0> Temperature: 26(C) 0> 0> ADC O/P (0(0V) to 1023(3.3V)): 526 0> 0> Temperature: 26(C) 0> 0> ADC O/P (0(0V) to 1023(3.3V)): 526 0> 0> Temperature: 26(C) 0> 0> ADC O/P (0(0V) to 1023(3.3V)): 526

#### 4.3 iSYSTEM winIDEA IDE –

winIDEA is an open platform that supports several JTAG probes such as Segger and the iSystem iTAG50. Programming support of SPI memory devices with the VA108xx is only available with the iTAG50 probe which is available from Amazon(amazon.de).

#### 4.3.1 Opening a project

The download from VORAGO has a file structure as outlined here. A similar project is available from the iSystem website.: http://www.isystem.com/download/examples.





Navigate to the "reb1\_va108xx\_iSystem -> app -> reb1\_reference -> reb1\_va108xx" folder and double click "reb1\_gcc\_jlink.xjrf" (type=WinIDEA workspace). The winIDEA Open IDE will open with the REB1 project preloaded.

This project has the target selected to "VA108xx\_reb1\_Sample" which calls out the va108xx device. (Pulldown menu: Project -> Targets). The linker get information from "va108xx\_ram.ld" which has memory map information.

Project Workspace	THE FOR	4 5 4 1
diner_common h  diner_gela h	<pre>/* Entry Foint */ ENTRY(Vectors) /* VAl08xx memory map and location definitions*/ MEMORY {     Vectors(RX) : ORIGIN = 0x000000000, LENGTH = 0xC0 /* 192 */     ROM(RX) : ORIGIN = 0x000000000, LENGTH = 0x20000 /* 128k */     RAM(RNX) : ORIGIN = 0x10000000, LENGTH = 0x8000 /* 32k */ }  FAM_START = 0x10000000; /* Start of SRAM */     RAT = 0x10000000; /* End of SRAM */     RAT = 0x10000000; /* Stack location and size definitions */     STACK_SASE - RAW_END;     STACK_SIEE = 0x400;     /* Heap location and size definitions */     /* Heap location and size definitions */ </pre>	
Output	* e + 0 * i + 0 * Memory 10007000	*****
	Amer.         Vetaul         -         Addec:         TOCOTOCO           Regin.         10007000         1777777         7777777           10007000         1777777         7777777           10007000         7777777         7777777           10007000         7777777         10007000           10007000         7777777         10007000           10007000         77777777         10007000           10007000         777777777         10007000	HEX -

#### 4.3.2 Configuring options



Although the project should be ready to compile and debug on the REB1 board, it may be necessary to adjust some settings such as the debug connection. Under the Segger pull-down menu, selection **Options** then fill in the Debug interface field with JTAG.

reb1_isystem - winIDEA Open - [C:\SVN_Pueb	lo\Boards\Ruby_Family\software\mcu\project	\reb1_va108xx_iSystem\reb1_isystem.ld]
🗎 File Edit View Project Segger Debu	g Test Plugins Tools Window Help	
🤜 📃 🐰 💭 💷 🖬 👧 🕺	🔳 🛃 🔰 🔌 🕮 🗰 🚵 📑 💱	( 🛅 💕 🛃   X 🗈 🛍 🗟 🕬 🔶 🤨
Project Workspace 🔻 🗖	egger Options	×
driver_common.h	egger options	
driver_gpio.h	Property	Value
driver_i2c.h		Value
driver_spi.h		
🔤 driver_uart.h	Connection Type	USB 15*/
gpio_drv_api.c	IP Address or Hostname	
gpio_va108xx.c	IP Port	19020 I =
gpio_va108xx.h	Debug Interface	JTAG T =
i2c_drv_api.c	Debugger Serial	0
i2c_va108xx.c	Debug Interface speed	8000
i2c_va108xx.h	J-Link Project File	ARM_toolset_settings_Debug.jlink
spi_drv_api.c	J-Link Log	
spi_va108xx.c	J-Link Location	· · · · · · · · · · · · · · · · · · ·
spi_va108xx.h	± SWO	
uart_drv_api.c	± CPU	
uart_va108xx.c		
uart_va108xx.h		
🖻 쳙 Linker Files		
reb1_isystem.ld		
🖻 🦾 Utilities	J-Link	
🔄 circular_buffer.c		
Symbols 🛠 Project		
Output	[	
Output		OK Cancel

#### 4.3.3 Project Build (Rebuild)

The rebuild command will compile and link all files regardless of whether they changed. Under the Project pull-down, select Rebuild.

#### 4.3.4 Download and Run

Under the **Debug** menu, select **Download** which directly loads the RAM memory of the device. Next, under the **Debug** menu, select **Run Control** and then **Run**. An indicator bar in the lower right corner of the display will show the state of the CPU.

#### 4.3.5 UART output

This project directs information to a UART port with TX on PORTA[9] and RX on PORTA[8]. A virtual serial communication cable such as FTDI "TTL-232R-3V3-WE" or SparkFun USB to RS232-



TTL (https://www.sparkfun.com/products/12731) can be used to connect a PC to the board. PORTA[9] and PORTA[8] are available on connector J10 of the REB1 board.

#### 4.3.6 iSystem iTAG

iSystem offers a suite of debug probe hardware. The iTAG50 probe is a solution with many features. More information can be found at

<u>http://www.isystem.com/products/hardware/cortex-debugger/itag</u>. This product is very low cost and provides programming support for the VA108xx family of products.

PC connections must be made as shown in configuration 2 of Figure 3. Place a jumper in J21 before powering the board.

A separate project is available for this: "reb1\_gcc\_iTag50.xjrf". This project does not support RTT logging but it provides a debugger terminal for viewing printf outputs. There is a conditional compiler directive for selecting UART or iSystem terminal output in "reb\_log.c".

```
#ifdef RTT_LOG
    SEGGER_RTT_printf(0, (const char *)log_buff);
#elif defined DEBUG_ISYS
    printf(const char *) log_buff);
#else
    drv->Send(log_buff, len);
#endif
```

If you would like to use the UART output, comment out the line beginning with #elif and the following line. When using the iSystem terminal, the debugger terminal window must be active (View -> Terminal) and the "connect" icon in the upper left corner of the terminal window be clicked.

4.3.6.1 Programming with iSystem iTAG50

After double clicking on "reb1\_gcc\_iTag50.xjrf", two new options will be available:

- 1) Under Hardware pull down menu, Flash setup and
- 2) A new top level menu "FLASH"

Nothing needs to be done under the top level FLASH menu. Under the Hardware -> FLASH Setup, a Devices dialog box is available. Make sure the box next to ST MA95M01 is selected.

When a project is downloaded, the file will be loaded to RAM and then the EEPROM will be programmed. A dialog box will show the progress. Pressing the RESET button on the REB1 board will force the MCU to read the EEPROM and load the on-chip RAM then begin executing



code. Alternatively, it is still possible to use the RUN, STOP and RESET buttons to control processor activity.

#### 4.4 J-Link OB and RTT (Real Time Terminal)

To visually monitor activity in the MCU, we have incorporated code that streams information via the JTAG interface to a PC. The utility that Segger provides for this is called RTT or Real Time Terminal. Chapter 12 of the Segger J-LINK User's Manual is dedicated to explaining this function. It is included with the Segger download. This section just covers the essentials of RTT.

SEGGER's Real Time Terminal (RTT) is a technology for interactive user I/O in embedded applications. It combines the advantages of SWO and semihosting at very high performance. With RTT it is possible to output information from the target microcontroller as well as sending input to the application at a very high speed without affecting the target's real time behavior. No additional hardware or pin assignments are necessary for RTT to operate.

#### 4.4.1 RTT Client application

Included in the Segger download is an application titled "J-LINK RTT Viewer". This application allows information sent from the MCU to be either displayed on a terminal or logged into a file. Alternatively, data from the keypad of the PC can be sent to the MCU.

When the application is first opened, a dialog box is shown that allows the user to configure the connection. Please set the below options and control block address. The control block is a designated piece of memory for buffering information to and from the MCU. It is configured in software as shown in the next section.

Note: An error message may be displayed stating the J-Link does not recognize the MCU. If that occurs, hit "ok" and select the generic Cortex-M0 in the subsequent dialogue box. This error message should only occur on the first attachment to the board with the MDK.



J-Link RTT Viewer V5.10p   Configuration
Connection to J-Link
🕫 USB 🔲 Serial No
C TCP/IP
C Existing Session
Target Device
Cortex-M0
Target Interface & Speed
JTAG • 4000 • kHz
RTT Control Block
Address (0: Auto) 0x10007000
OK Cancel

#### 4.4.2 Embedded Software to enable RTT

Inside the REB1 demonstration program, there is a series of subroutines provided by Segger to configure the RTT, transmit and receive characters. Inside of this code, buffers are created and the RTT Control Block address is fixed at 0x10007000.

#### 4.4.3 Starting and Stopping RTT Viewer

Starting the viewer can occur at any time during a debug session. However, after the Viewer is connected and the MCU exits a debug session, the viewer will error out since the host software is no longer active. When this occurs, it is necessary to exit the RTT Viewer and restart it.

#### 4.5 Programming procedure (Keil Specific)

The VA108xx MCUs rely on an external SPI based memory device to boot from. The 128kbyte memory is transferred to the MCU's program RAM automatically during the MCU boot process by a hardware bootloader. The location of the code in the SPI memory device is the same as the location inside the MCU. For instance, the RESET vector information is located at address 0x0000 in both devices.

The Keil IDE provides options for programming either the flash embedded on MCUs or connected memories such as an EEPROM via the JTAG port. VORAGO has provided a specific programming algorithm for the EEPROM device used on REB1. Programming the full 128kbytes



of EEPROM takes only a few seconds. Support for Cypress FRAM, TT Semi Flash and Everspin MRAM is also available.

#### 4.5.1 Utility Options

Before programming the EEPROM that boots the VA108xx, the Utilities options menu must be set up. First click on the **Use Target Driver for Flash Programming** button. Then click on the **Settings** button. Under the programming Algorithm section, click on the **Add** button, then select the "VA108\_EE\_128k" in the list. Click "Ok" and "Ok" to exit the options menu.

evice   Target   Output   Listing   (	Jser C/C++ Asr	m Linker De	ebug Utilities	
Configure Flash Menu Command -			- 1	
C Use Target Driver for Flash Pr	ogramming		🔽 Use Debug Driver	
Use Debug Drive	er	Settings	🔽 Update Target befo	re Debugging
Init File:			Edit	
Use External Tool for Flash Provide Strength	ogramming			
Command:				
Arguments:				
Run Independe	nt			
Configure Image File Processing (F	CARM):			
		Add Output	File to Group:	
Output File:				-
Output Hile:		common		
Output Hie:		common	Generate Listing	
Output File:	<u></u>	common	Generate Listing	



Ht File:     Cortex /Link//Trace Target Driver Setup       Command:     Arguments:       Arguments:     Debug   Trace Reth Download       Download Function     Program       Configure Image     Cont Esse Full Onip // Verify       Configure Image     Programming Algorithm       Dubug   Trace Reth Download     Dewnload Function       Programming Algorithm     Stat: [0x10000000 State: [0x1000       Dubug   Trace Reth Download     Dewnload Function       Stat:     Device State       Value File:     Value Est 128KB       Value Est 128KB     128k       Est [0x0000000]     State: [0x0000000H - 0001FFFFH       State:     [0x00000000]       Add     Remove	Configure Rash Mer (* Use Target Dm – U	ut [Listing   User   CrC++   Aim   Linker   Debug Obless   u Command erfor Rash Programming IV Use Debug Driver ie Debug Ditver —Settings IV Update Target before Debugging	ss Layer H
Configure Image     Programming Algorithm       Dutput File:     Programming Algorithm       Dutput File:     Description       Unage Files Root     Device Sze       Description     Device Sze       Description     Device Sze       VA108_EE_128K/8     128k       Ext. Resh SPI     00000000H - 0001FFFFH       Start.     Ox00000000       Add     Persove	Ht File: C Use External Command Arguments	Cortex XLink//Trace Target Driver Setup         Edt           Debug   Trace         Flash Download             Download Function         RAM for Algorithm           Loop0 (* Erase Full Chip (* Program))         Start: [0:10000000]           Start:         C Erase Sectore	0+1000
	Configure Image L Dutput File: Image Files Root	Programming Algorithm     Programming Algorithm     Device Size Device Type Address Rang     VA108_EE_128KB 128k Ed. Rash SPI 00000000H-0001	e I
		Stef: [0x0000000 Size	D+00020000

Note: When not programming the EEPROM, remove the VA108\_EE\_128KB file from the programming algorithm list and click the **Use external flash programming** radial button. Failure to do this will result in unpredictable debugger operation.

### 5 Software Development Kit

VORAGO provides a good starting point for end application development with the REB1 SDK (software development kit). This section gives a brief tour of the kit.

#### 5.1 Project organization

Inside each IDE, a project can be organized in groups to facilitate re-use of proven components. The demonstration program provided organizes the various .c and .h files in four different groups as shown below. These groups are not file folders. Each group has files that can reside in unique folders on a PC.



File	Edit	V	/iew	Proj	ect	Flas	h
🗋 💕 🖬 🍠   🕉 🛍 🛍   *							
۵		**	9		LOAD	rel	b1_\
Projec	t					џ 🗵	
🖃 🍄 Project: reb1_va108xx							T
🖶 ᇶ reb1_va108xx							
🗈 🔁 common							
🕀 🛅 driver							
🕀 🛅 custom							
🕀 🛄 utilities							

Manage Project Items									
Project Items   Folders/Extensions   Books									
Project Targets: 🖄 🗙 🗲	Groups: 📉 🗙 🗲 🗲	Files: X 🗲 🗲							
reb1_va10&xx	common driver custom utilities	irq_va10&xc.h startup_va10&xc.s system_va10&xc.c system_va10&xc.h hardfault_handler.c irq_va10&xc.c va10&xc.h							
Set as Current Target		Add Files							
		Add Files as Image							
	OK Cancel	Help							

Figure 4 - Keil IDE project item management folder

The "common" group has files specific the MCU. The "driver" group has files for using the peripheral modules of the VA108xx MCU. The "custom" group has files unique for this project including the main.c file. The "utilities" group has Segger RTT support files and some redirect functions that allow peripherals with multiple instances to use the same code.

#### 5.2 CMSIS compatible driver

ARM has created the Cortex-M Software Interface Standard (CMSIS) to provide a basis for structuring code such that it can be ported from one ARM based MCU to another. Details on



this standard can be found at: <u>http://www.arm.com/products/processors/cortex-m/cortex-microcontroller-software-interface-standard.php</u>.

A separate set of documentation in Doxygen format is available with the REB1 download in the documentation folder. Navigate to the "index.html" file and double click on it to access the Doxygen information for the board and software.

#### 5.3 Preprocessor directives

For bigger projects, the use of preprocessor directives can allow different build options. The below code snippet shows the "ifdef" preprocessor directive. If GPIO\_DRIVER was defined, the first portion of the snippet would be executed. If GPIO\_DRIVER was not defined, the "else" portion would be executed. FYI: The demonstration code does not utilize the GPIO\_DRIVER.

```
57
     /* Configure PA[10]. This GPIO will continously blink led D2. */
58
59 = #ifdef GPIO DRIVER
     PA10->Initialize(NULL);
60
     PA10->Control (VOR GPIO CONTROL MASK, VOR GPIO CTRL ENABLE);
61
     PA10->Control(VOR_GPI0_CONTROL_DIR, VOR_GPI0_DIR_OUTPUT);
62
63
      PA10->Write(1);
64 #else
65
     VOR GPIO->BANK[0].DIR |= (1 << PORTA 10 D2);</pre>
66
      VOR GPIO->BANK[0].DATAMASK |= (1 << PORTA 10 D2);
      VOR GPIO->BANK[0].DATAOUT &= ~(1 << PORTA 10 D2);
67
68 -#endif
```

#### 6 Lab exercises

The following labs will use the SDK as the base software and will provide step by step instructions for adding new functionality to some of the most common functional blocks on the device such as SPI and GPIO. Manual input of text is kept to a minimum.

#### 6.1 Lab 1 – Toggling an output pin to blink an LED

The demonstration project already has LED D2 blinking every 100 msec. This lab will blink LED D4 every 400 msec.

First the schematic should be referenced to determine which port pin is connected to LED D4. PORTA6 controls D4. To turn on the LED, the pin must be driven low. We will need to setup the pin to be an output and then toggle between a one and zero inside a 100 msec interval routine.





Second, the main routine (inside file reb\_main.c) should be opened and some code added. If not already open, please double click on the demonstration project,

../software/mcu/project/reb1\_va108xx. Navigate to a section of the code around line 58 that already sets up the port pin for driving LED2.

```
58
      /* Configure PA[10]. This GPIO will continously blink led D2. */
59 = #ifdef GPIO DRIVER
      PA10->Initialize(NULL);
60
    PA10->Control(VOR GPIO CONTROL MASK, VOR GPIO CTRL ENABLE);
61
62
      PA10->Control (VOR GPIO CONTROL DIR, VOR GPIO DIR OUTPUT);
63
      PA10->Write(1);
64
   #else
65
      VOR GPIO->BANK[0].DIR |= (1 << PORTA 10 D2);</pre>
      VOR GPIO->BANK[0].DATAMASK |= (1 << PORTA 10 D2);
66
      VOR GPIO->BANK[0].DATAOUT &= ~(1 << PORTA 10 D2);
67
   0.000.000
```

Since we are not using the GPIO\_DRIVER library, the "else" section will be compiled. Modify the lines that setup the direction, datamask and dataout registers to include PORTA6. It should look something similar to:

VOR\_GPIO->BANK[0].DIR |= (1 << PORTA\_10\_D2) | (1 << PORTA\_6\_D4); VOR\_GPIO->BANK[0].DATAMASK |= (1 << PORTA\_10\_D2) | (1 << PORTA\_6\_D4); VOR\_GPIO->BANK[0].DATAOUT &= ~((1 << PORTA\_10\_D2) | (1 << PORTA\_6\_D4)));

Next we need to toggle the pin on 400 msec intervals. Navigate to code near line 120 in reb\_main.c. This is a subroutine that is entered every 100 msec. The time base is set by a timer interrupt. We will need to count to 4 before toggling the port pin. A variable must be created for this counting purpose. Place the following code at the top of the reb\_main.c routine with the other variable declarations:

uint8\_t cnt\_400msec = 0 ;

Now, please enter the following code in green to count to 4 and toggle the pin.



```
{
    cnt_100msec = 0; // reset counter
    VOR_GPIO->BANK[0].TOGOUT |= (1 << PORTA_6_D4);
}</pre>
```

Compile, download and run the program.

#### 6.2 LAB2 - Advanced input pin filtering and debounce of switch input.

The VA108xx comes with advanced filtering schemes to eliminate glitches being read and wasting CPU time filtering them out. See IOCONFIG peripheral for more detailed information. For this example, we will enable a pullup resistor in the port pin and have logic outside the CPU sample the pin 5 times before signaling the state of the pin has changed.

Step 1: Set the sample period

We will use filter timer 1 for this purpose. By setting the clock divider to 100, we are setting the sampling period to 100 CPU cycles.

VOR\_SYSCONFIG->IOCONFIG\_CLKDIV1 |= 100;

#### Step 2: Configure the IO pin

Set the pin configuration register for the following:

- Filter type (FLTTYPE) = sample 5 times
- Filter clock source (FLTCLK) = filter clock 1
- Pull level (PLEVEL) = pull up which is 0
- Pull Enable (PEN) = 1

```
VOR_IOCONFIG->PORTA[0] |= (4 << IOCONFIG_PORTA_FLTTYPE_Pos) | (1 << IOCONFIG_PORTA_FLTCLK_Pos) | (1 << IOCONFIG_PORTA_PEN_Pos);
```

#### Step 3: Read the port pin

The pin can either be assigned an interrupt, can be polled directly or the IRQ\_EVT bit can be polled. The IRQ\_EVT will indicate whether an event has occurred on that pin since the last time it was cleared.

X = VOR\_GPIO->BANK[0] -> DATAIN ;

### 7 Commonly asked questions

- 1. Code runs but no activity seen on the port pin. What is going on?
  - a. Two items to check are:
    - i. Make sure that the peripheral clock is enabled for all the active peripherals. See PERIPHERAL\_CLK\_ENABLE Register in the programmers



guide. The IOCONFIG peripheral is often an overlooked peripheral that must be enabled if using a peripheral module to control a port pin.

- ii. The functional selection bits must be set to allow a peripheral to control a port pin. See IO Configuration Register
- 2. The debugger downloaded code but when instructed to run, the code does not execute. What might be causing this?
  - a. The Keil IDE must have the flash utility totally disabled before downloading code directly to RAM. Open the Utility window, deselect the programming file and select "Use External" programmer. From that point on, the debugger should download code correctly.
  - b. If the hardware RESET button is pressed on the board, the device will reload program RAM with information from the EEPROM which overwrites what the debugger placed in RAM. If this is the case, reload the code via the IDE.
- 3. My code runs from the debugger, but does not run or runs an older program when powered up on its own.
  - a. Keil is targeting only volatile program RAM when debugging and not using the programming algorithm to target the SPI EEPROM. All rebooting forces the VA108xx to reload its program RAM from EEPROM. Refer to section 3.7.1 for programming to EPROM.
- 4. What is the minimum number of instructions to send information out a UART?
  - a. The below code can be run to output a 9600 baud message out UARTA on PORTA[9].

#define FUNCSEL2 2 // used for assigning UARTA to PORTA[9]

VOR\_SYSCONFIG->PERIPHERAL\_CLK\_ENABLE = ( CLK\_ENABLE\_UARTA |CLK\_ENABLE\_IOCONFIG ); // enable peripheral clocks

VOR\_IOCONFIG->PORTA[9] |= (FUNCSEL2 << IOCONFIG\_PORTA\_FUNSEL\_Pos); // assign UARTA to PORTA[9]

VOR\_UART->BANK[0].CTRL = 0x30; // this is default value, no parity, 8-bits VOR\_UART->BANK[0].CLKSCALE = 0x5161; // baud rate = 50Mhz / VOR\_UART->BANK[0].ENABLE = 2 ; // only enable TX = bit position 1. VOR\_UART->BANK[0].DATA = 0x5A ; // send single byte out.

## 8 Other resources for VA108x0 code

Vorago application notes: <u>http://www.voragotech.com/resources</u>

### 9 Revision history

1.0 April 2016

2.0 November 2016

- 2.1 Includes sections for IAR and iSystem
- 2.2 Corrected connector definition table.



#### 3.0 February 2017

- 3.1 Updated iSystem section for latest release.
- 3.2 Added text to show how to switch from RTT to UART logging
- 3.3 Removed section with workaround for SVD formatting error message. (No longer needed)
- 3.4 Added two new Frequently asked questions in section 7.