rust/va416xx-rs
7
0
Fork 0
Code Issues Pull Requests Projects Releases 14 Wiki Activity

finished basic ADC and DAC HAL
Some checks are pending
Rust/va416xx-rs/pipeline/head Build started...
Details

Browse Source
This commit is contained in:
Robin Müller
2024-06-30 18:15:28 +02:00
parent 78e6c52835
commit 5f50892d8a
16 changed files with 910 additions and 124 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
va416xx-hal/src/wdt.rs
View File

@ -51,12 +51,7 @@ impl WdtController {
wdt_freq_ms: u32,
) -> Self {
syscfg.enable_peripheral_clock(PeripheralSelect::Watchdog);
// It's done like that in Vorago examples. Not exactly sure why the reset is necessary
// though..
syscfg.assert_periph_reset(PeripheralSelect::Watchdog);
cortex_m::asm::nop();
cortex_m::asm::nop();
syscfg.deassert_periph_reset(PeripheralSelect::Watchdog);
syscfg.assert_periph_reset_for_two_cycles(PeripheralSelect::Watchdog);
let wdt_clock = clocks.apb2();
let mut wdt_ctrl = Self {