rust/va416xx-rs
6
0
Fork 0
Code Issues Pull Requests Projects Releases 5 Wiki Activity

Update SVD files #1

Merged
muellerr merged 8 commits from update-svd-files into main 2024-06-12 10:13:34 +02:00
Conversation 0 Commits 8 Files Changed 599 +1921 -1914
1 changed files with 1921 additions and 1914 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files
Showing only changes of commit 8028c1023b - Show all commits

35
va416xx/svd/va416xx-base.svd
View File

@ -1,5 +1,5 @@
<?xml version="1.1" encoding="UTF-8"?> <?xml version="1.1" encoding="UTF-8"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd"> <device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
<vendor>VORAGO TECHNOLOGIES</vendor> <vendor>VORAGO TECHNOLOGIES</vendor>
<vendorID>SST</vendorID> <vendorID>SST</vendorID>
<name>va416xx</name> <name>va416xx</name>
@ -38,13 +38,18 @@ V1.0 - Original release Dec 2015
</cpu> </cpu>
<headerSystemFilename>system_va416xx</headerSystemFilename> <headerSystemFilename>system_va416xx</headerSystemFilename>
<headerDefinitionsPrefix>VOR_</headerDefinitionsPrefix> <headerDefinitionsPrefix>VOR_</headerDefinitionsPrefix>
<addressUnitBits>8</addressUnitBits><!--byte addressable memory--> <addressUnitBits>8</addressUnitBits>
<width>32</width><!--bus width is 32 bits--> <!--byte addressable memory-->
<width>32</width>
<!--bus width is 32 bits-->
<!-- registerPropertiesGroup: default settings implicitly inherited by subsequent sections --> <!-- registerPropertiesGroup: default settings implicitly inherited by subsequent sections -->
<size>32</size> <size>32</size>
<access>read-write</access><!-- default size (number of bits) of all peripherals --> <access>read-write</access>
<resetValue>0x00000000</resetValue><!-- by default all bits of the registers are initialized to 0 on reset --> <!-- default size (number of bits) of all peripherals -->
<resetMask>0xFFFFFFFF</resetMask><!-- by default all 32Bits of the registers are used --> <resetValue>0x00000000</resetValue>
<!-- by default all bits of the registers are initialized to 0 on reset -->
<resetMask>0xFFFFFFFF</resetMask>
<!-- by default all 32Bits of the registers are used -->
<peripherals> <peripherals>
<!-- **************************************************************************************** --> <!-- **************************************************************************************** -->
<!--Clock Generator Peripheral--> <!--Clock Generator Peripheral-->
@ -850,7 +855,8 @@ V1.0 - Original release Dec 2015
<name>JMP2BOOT</name> <name>JMP2BOOT</name>
<description>Enables a skip of all delay counters and eFuse read</description> <description>Enables a skip of all delay counters and eFuse read</description>
<bitRange>[19:19]</bitRange> <bitRange>[19:19]</bitRange>
</field> <field> </field>
<field>
<name>SKIPBOOT</name> <name>SKIPBOOT</name>
<description>Enables a skip of all delay counters, eFuse read, and boot</description> <description>Enables a skip of all delay counters, eFuse read, and boot</description>
<bitRange>[20:20]</bitRange> <bitRange>[20:20]</bitRange>
@ -3063,7 +3069,7 @@ V1.0 - Original release Dec 2015
</register> </register>
<register> <register>
<name>IRQ_EVT</name> <name>IRQ_EVT</name>
<description>Interrupt Event Register (1:HighLevel/L->H Edge, 0:LowLevel/H->L Edge)</description> <description>Interrupt Event Register (1:HighLevel/L-&gt;H Edge, 0:LowLevel/H-&gt;L Edge)</description>
<addressOffset>0x03c</addressOffset> <addressOffset>0x03c</addressOffset>
<resetValue>0x00000000</resetValue> <resetValue>0x00000000</resetValue>
</register> </register>
@ -3990,7 +3996,7 @@ V1.0 - Original release Dec 2015
<fields> <fields>
<field> <field>
<name>SIZE</name> <name>SIZE</name>
<description>Data Size(0x3=>4, 0xf=>16)</description> <description>Data Size(0x3=&gt;4, 0xf=&gt;16)</description>
<bitRange>[3:0]</bitRange> <bitRange>[3:0]</bitRange>
</field> </field>
<field> <field>
@ -6433,7 +6439,6 @@ V1.0 - Original release Dec 2015
<addressOffset>0x130</addressOffset> <addressOffset>0x130</addressOffset>
<resetValue>0x00000000</resetValue> <resetValue>0x00000000</resetValue>
<fields> <fields>
<field> <field>
<name>BYTE3</name> <name>BYTE3</name>
<description>Data Byte 3</description> <description>Data Byte 3</description>
@ -6638,7 +6643,6 @@ V1.0 - Original release Dec 2015
<description>Data Length Code</description> <description>Data Length Code</description>
<bitRange>[15:12]</bitRange> <bitRange>[15:12]</bitRange>
</field> </field>
<field> <field>
<name>PRI</name> <name>PRI</name>
<description>Transmit Priority Code</description> <description>Transmit Priority Code</description>
@ -8397,15 +8401,18 @@ V1.0 - Original release Dec 2015
<name>TQ</name> <name>TQ</name>
<description>Generate interrupt when a valid time-code is received</description> <description>Generate interrupt when a valid time-code is received</description>
<bitRange>[8:8]</bitRange> <bitRange>[8:8]</bitRange>
</field> <field> </field>
<field>
<name>RS</name> <name>RS</name>
<description>Make complete reset of the SpaceWire node. Self-clearing</description> <description>Make complete reset of the SpaceWire node. Self-clearing</description>
<bitRange>[6:6]</bitRange> <bitRange>[6:6]</bitRange>
</field> <field> </field>
<field>
<name>PM</name> <name>PM</name>
<description>Enable Promiscuous mode</description> <description>Enable Promiscuous mode</description>
<bitRange>[5:5]</bitRange> <bitRange>[5:5]</bitRange>
</field> <field> </field>
<field>
<name>TI</name> <name>TI</name>
<description>The host can generate a tick by writing a one to this field</description> <description>The host can generate a tick by writing a one to this field</description>
<bitRange>[4:4]</bitRange> <bitRange>[4:4]</bitRange>