prepare first releases
Some checks failed
ci / Check build (push) Has been cancelled
ci / Check formatting (push) Has been cancelled
ci / Check Documentation Build (push) Has been cancelled
ci / Clippy (push) Has been cancelled
ci / Check build (pull_request) Has been cancelled
ci / Check formatting (pull_request) Has been cancelled
ci / Check Documentation Build (pull_request) Has been cancelled
ci / Clippy (pull_request) Has been cancelled

This commit is contained in:
Robin Mueller
2025-10-08 20:54:32 +02:00
parent 297a7e5cce
commit 93936780d3
3 changed files with 17 additions and 8 deletions

View File

@@ -24,12 +24,21 @@ fmt target:
clippy target: clippy target:
cd {{target}} && cargo clippy -- -D warnings cd {{target}} && cargo clippy -- -D warnings
[working-directory: 'zynq'] docs-zynq: docs-pac docs-hal
docs-zynq:
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000-hal --features alloc
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000-mmu RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000-mmu
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000-rt RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000-rt
[working-directory: 'zynq']
docs-pac:
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000
[working-directory: 'zynq']
docs-pac-html:
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000 --open
[working-directory: 'zynq']
docs-hal:
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000-hal --features alloc
[working-directory: 'zynq']
docs-hal-html:
RUSTDOCFLAGS="--cfg docsrs --generate-link-to-definition -Z unstable-options" cargo +nightly doc -p zynq7000-hal --features alloc --open
[working-directory: 'zynq-boot-image/staging'] [working-directory: 'zynq-boot-image/staging']
bootgen: bootgen:

View File

@@ -6,7 +6,7 @@
//! //!
//! This crate is purposely kept low-level to allow building higher level abstractions like HALs //! This crate is purposely kept low-level to allow building higher level abstractions like HALs
//! on top of it. //! on top of it.
//! [The Zynq7000 HAL library](https://egit.irs.uni-stuttgart.de/rust/zynq7000-rs/src/branch/main/zynq7000-hal) //! [The Zynq7000 HAL library](https://egit.irs.uni-stuttgart.de/rust/zynq7000-rs/src/branch/main/zynq/zynq7000-hal)
//! contains such a HAL which builds on this PAC. //! contains such a HAL which builds on this PAC.
#![no_std] #![no_std]
#![cfg_attr(docsrs, feature(doc_cfg))] #![cfg_attr(docsrs, feature(doc_cfg))]
@@ -37,9 +37,9 @@ pub mod xadc;
static PERIPHERALS_TAKEN: AtomicBool = AtomicBool::new(false); static PERIPHERALS_TAKEN: AtomicBool = AtomicBool::new(false);
/// This is a collection of all the processing peripherals. /// This is a collection of processing system peripherals.
/// ///
/// It is a singleton which exposes all peripherals supported by this crate. /// It is a singleton which exposes peripherals supported by this crate.
/// The [`svd2rust` documentation](https://docs.rs/svd2rust/latest/svd2rust/#peripheral-api) /// The [`svd2rust` documentation](https://docs.rs/svd2rust/latest/svd2rust/#peripheral-api)
/// provides some more information about this. /// provides some more information about this.
pub struct Peripherals { pub struct Peripherals {

View File

@@ -2,7 +2,7 @@ use arbitrary_int::{u2, u3};
pub use crate::{SpiClockPhase, SpiClockPolarity}; pub use crate::{SpiClockPhase, SpiClockPolarity};
const QSPI_BASE_ADDR: usize = 0xE000D000; pub const QSPI_BASE_ADDR: usize = 0xE000D000;
#[bitbybit::bitenum(u1, exhaustive = true)] #[bitbybit::bitenum(u1, exhaustive = true)]
#[derive(Debug, PartialEq, Eq)] #[derive(Debug, PartialEq, Eq)]