rust/va108xx-rs
Archived
7
0
Fork 0
Code Issues Pull Requests Projects Releases 24 Wiki Activity

fix examples

Browse Source
This commit is contained in:
Robin Mueller
2025-09-03 10:36:52 +02:00
parent 21a7de5d4a
commit 670e835216
6 changed files with 18 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
examples/simple/examples/spi.rs
View File

@@ -14,7 +14,7 @@ use va108xx_hal::{
pac,
pins::{PinsA, PinsB},
prelude::*,
spi::{self, configure_pin_as_hw_cs_pin, Spi, SpiClkConfig, TransferConfig},
spi::{self, configure_pin_as_hw_cs_pin, Spi, SpiClockConfig, TransferConfig},
timer::CountdownTimer,
};
@@ -45,7 +45,7 @@ fn main() -> ! {
let dp = pac::Peripherals::take().unwrap();
let mut delay = CountdownTimer::new(dp.tim0, 50.MHz());
let spi_clk_cfg = SpiClkConfig::from_clk(50.MHz(), SPI_SPEED_KHZ.kHz())
let spi_clk_cfg = SpiClockConfig::from_clk(50.MHz(), SPI_SPEED_KHZ.kHz())
.expect("creating SPI clock config failed");
let pinsa = PinsA::new(dp.porta);
let pinsb = PinsB::new(dp.portb);

4
examples/simple/examples/timer-ticks.rs
View File

@@ -41,8 +41,8 @@ fn main() -> ! {
dp.sysconfig
.tim_clk_enable()
.modify(|r, w| w.bits(r.bits() | (1 << 0) | (1 << 1)));
dp.irqsel.tim0(0).write(|w| w.bits(0x00));
dp.irqsel.tim0(1).write(|w| w.bits(0x01));
dp.irqsel.tim(0).write(|w| w.bits(0x00));
dp.irqsel.tim(1).write(|w| w.bits(0x01));
}
let sys_clk: Hertz = 50.MHz();