39 lines
1.2 KiB
TOML
39 lines
1.2 KiB
TOML
|
[target.'cfg(all(target_arch = "arm", target_os = "none"))']
|
||
|
|
runner = "gdb-multiarch -q -x jlink/jlink.gdb"
|
||
|
|
# runner = "arm-none-eabi-gdb -q -x jlink/jlink-reva.gdb"
|
||
|
|
# runner = "gdb-multiarch -q -x jlink/jlink-reva.gdb"
|
||
|
|
|
||
|
|
# Probe-rs is currently problematic, possibly because of the
|
||
|
|
# ROM protection?
|
||
|
|
# runner = "probe-rs run --chip-description-path ./scripts/VA416xx_Series.yaml"
|
||
|
|
# runner = ["probe-rs", "run", "--chip", "$CHIP", "--log-format", "{L} {s}"]
|
||
|
|
|
||
|
|
|
||
|
|
rustflags = [
|
||
|
|
"-C",
|
||
|
|
"link-arg=-Tlink.x",
|
||
|
|
# "-C",
|
||
|
|
# "linker=flip-link",
|
||
|
|
# "-C",
|
||
|
|
# "link-arg=-Tdefmt.x",
|
||
|
|
# This is needed if your flash or ram addresses are not aligned to 0x10000 in memory.x
|
||
|
|
# See https://github.com/rust-embedded/cortex-m-quickstart/pull/95
|
||
|
|
"-C",
|
||
|
|
"link-arg=--nmagic",
|
||
|
|
]
|
||
|
|
|
||
|
|
[build]
|
||
|
|
# (`thumbv6m-*` is compatible with all ARM Cortex-M chips but using the right
|
||
|
|
# target improves performance)
|
||
|
|
# target = "thumbv6m-none-eabi" # Cortex-M0 and Cortex-M0+
|
||
|
|
# target = "thumbv7m-none-eabi" # Cortex-M3
|
||
|
|
# target = "thumbv7em-none-eabi" # Cortex-M4 and Cortex-M7 (no FPU)
|
||
|
|
target = "thumbv7em-none-eabihf" # Cortex-M4F and Cortex-M7F (with FPU)
|
||
|
|
|
||
|
|
[alias]
|
||
|
|
rb = "run --bin"
|
||
|
|
rrb = "run --release --bin"
|
||
|
|
|
||
|
|
[env]
|
||
|
|
DEFMT_LOG = "info"
|