All Workflows ci.yml

639 workflow runs

Actor

All actors meierj mohr muellerr nehlichp

Status

All status Success Failure Waiting Running

Merge pull request 'prepare next zynq7000 version' (#84) from bump-zynq7000 into main

ci.yml #639:Commit 32e0e27ca7 pushed by muellerr

zynq7000-v0.4.0

2026-05-16 22:09:56 +02:00

0s

View workflow file

Merge pull request 'prepare next zynq7000 version' (#84) from bump-zynq7000 into main

ci.yml #638:Commit 32e0e27ca7 pushed by muellerr

main

2026-05-16 22:09:56 +02:00

0s

View workflow file

small tweak

ci.yml #637:Commit bdc4780bcc pushed by muellerr

#84

2026-05-16 22:09:55 +02:00

0s

View workflow file

small tweak

ci.yml #636:Commit bdc4780bcc pushed by muellerr

bump-zynq7000

2026-05-16 22:09:54 +02:00

0s

View workflow file

prepare next zynq7000 version

ci.yml #635:Commit 7df10e6ea1 pushed by muellerr

#84

2026-05-16 22:09:54 +02:00

0s

View workflow file

prepare next zynq7000 version

ci.yml #634:Commit 7df10e6ea1 pushed by muellerr

bump-zynq7000

2026-05-16 22:09:53 +02:00

0s

View workflow file

prepare next zynq7000 version

ci.yml #633:Commit f31efef01c pushed by muellerr

#84

2026-05-16 22:09:53 +02:00

0s

View workflow file

prepare next zynq7000 version

ci.yml #632:Commit f31efef01c pushed by muellerr

bump-zynq7000

2026-05-16 22:09:52 +02:00

0s

View workflow file

Merge pull request 'UART improvements' (#83) from update-uart-interrupt-reception into main

ci.yml #631:Commit 306ef90094 pushed by muellerr

main

2026-05-16 16:09:56 +02:00

0s

View workflow file

UART improvements

ci.yml #630:Commit fcd971a7d3 pushed by muellerr

#83

2026-05-16 16:09:55 +02:00

0s

View workflow file

UART improvements

ci.yml #629:Commit fcd971a7d3 pushed by muellerr

update-uart-interrupt-reception

2026-05-16 16:09:54 +02:00

0s

View workflow file

UART improvements

ci.yml #628:Commit a4832b65f4 pushed by muellerr

#83

2026-05-16 16:09:53 +02:00

0s

View workflow file

UART improvements

ci.yml #627:Commit a4832b65f4 pushed by muellerr

update-uart-interrupt-reception

2026-05-16 16:09:52 +02:00

0s

View workflow file

Merge pull request 'zynq7000-rt and zynq7000-mmu release' (#82) from zynq7000-rt-zynq7000-mmu-release into main

ci.yml #626:Commit c09d75b602 pushed by muellerr

zynq7000-rt-v0.3.0

2026-05-09 22:11:06 +02:00

0s

View workflow file

Merge pull request 'zynq7000-rt and zynq7000-mmu release' (#82) from zynq7000-rt-zynq7000-mmu-release into main

ci.yml #625:Commit c09d75b602 pushed by muellerr

zynq7000-mmu-v0.2.0

2026-05-09 22:11:05 +02:00

0s

View workflow file

Merge pull request 'zynq7000-rt and zynq7000-mmu release' (#82) from zynq7000-rt-zynq7000-mmu-release into main

ci.yml #624:Commit c09d75b602 pushed by muellerr

main

2026-05-09 22:11:05 +02:00

0s

View workflow file

zynq7000-rt and zynq7000-mmu release

ci.yml #623:Commit c72ba780d4 pushed by muellerr

#82

2026-05-09 22:11:04 +02:00

0s

View workflow file

zynq7000-rt and zynq7000-mmu release

ci.yml #622:Commit c72ba780d4 pushed by muellerr

zynq7000-rt-zynq7000-mmu-release

2026-05-09 22:11:04 +02:00

0s

View workflow file

Merge pull request 'prepare PAC release' (#81) from prep-pac-release into main

ci.yml #621:Commit 5472293907 pushed by muellerr

zynq7000-v0.3.0

2026-05-09 22:11:03 +02:00

0s

View workflow file

Merge pull request 'prepare PAC release' (#81) from prep-pac-release into main

ci.yml #620:Commit 5472293907 pushed by muellerr

main

2026-05-09 22:11:02 +02:00

0s

View workflow file

prepare PAC release

ci.yml #619:Commit 80ad791061 pushed by muellerr

#81

2026-05-09 22:11:02 +02:00

0s

View workflow file

prepare PAC release

ci.yml #618:Commit 80ad791061 pushed by muellerr

prep-pac-release

2026-05-09 22:11:01 +02:00

0s

View workflow file

prepare PAC release

ci.yml #617:Commit 5ca8558acc pushed by muellerr

#81

2026-05-09 22:11:00 +02:00

0s

View workflow file

prepare PAC release

ci.yml #616:Commit 5ca8558acc pushed by muellerr

prep-pac-release

2026-05-09 22:11:00 +02:00

0s

View workflow file

Merge pull request 'add clock enable for SPI and UART' (#80) from add-clk-enables into main

ci.yml #615:Commit f78f159fde pushed by muellerr

main

2026-05-09 22:10:59 +02:00

0s

View workflow file

add clock enable for SPI and UART

ci.yml #614:Commit 1d66fcd077 pushed by muellerr

#80

2026-05-09 22:10:58 +02:00

0s

View workflow file

add clock enable for SPI and UART

ci.yml #613:Commit 1d66fcd077 pushed by muellerr

add-clk-enables

2026-05-09 22:10:58 +02:00

0s

View workflow file

add clock enable for SPI and UART

ci.yml #612:Commit 888119e334 pushed by muellerr

#80

2026-05-09 22:10:57 +02:00

0s

View workflow file

add clock enable for SPI and UART

ci.yml #611:Commit 888119e334 pushed by muellerr

add-clk-enables

2026-05-09 22:10:56 +02:00

0s

View workflow file

Merge pull request 'improve register names' (#79) from improve-register-names into main

ci.yml #610:Commit 7bf6322fc2 pushed by muellerr

main

2026-05-09 22:10:55 +02:00

0s

View workflow file