rust/zynq7000-rs
7
0
Fork 0
Code Issues Pull Requests 1 Actions 3 Packages Projects Releases 8 Wiki Activity

prepare first releases
Some checks failed
ci / Check build (push) Has been cancelled
Details
ci / Check formatting (push) Has been cancelled
Details
ci / Check Documentation Build (push) Has been cancelled
Details
ci / Clippy (push) Has been cancelled
Details
ci / Check build (pull_request) Has been cancelled
Details
ci / Check formatting (pull_request) Has been cancelled
Details
ci / Check Documentation Build (pull_request) Has been cancelled
Details
ci / Clippy (pull_request) Has been cancelled
Details

Browse Source
This commit is contained in:
Robin Mueller
2025-10-08 20:54:32 +02:00
parent 297a7e5cce
commit 93936780d3
3 changed files with 17 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
zynq/zynq7000/src/qspi.rs
View File

@@ -2,7 +2,7 @@ use arbitrary_int::{u2, u3};
pub use crate::{SpiClockPhase, SpiClockPolarity};
const QSPI_BASE_ADDR: usize = 0xE000D000;
pub const QSPI_BASE_ADDR: usize = 0xE000D000;
#[bitbybit::bitenum(u1, exhaustive = true)]
#[derive(Debug, PartialEq, Eq)]