rust/zynq7000-rs
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

continue L1 MMU code

Browse Source
This commit is contained in:
Robin Müller 2025-06-01 11:05:53 +02:00
parent 6697b24f91
commit adf5f853c0
Signed by: muellerr
GPG Key ID: A649FB78196E3849
2 changed files with 30 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
zynq-mmu/Cargo.toml
View File

@ -5,3 +5,5 @@ version = "0.1.0"
edition = "2024" edition = "2024"
[dependencies] [dependencies]
cortex-ar = { version = "0.2", path = "../../../Rust/cortex-ar/cortex-ar" }
thiserror = { version = "2", default-features = false }

28
zynq-mmu/src/lib.rs
View File

@ -2,8 +2,18 @@
//! runtime crate and teh HAL crate. //! runtime crate and teh HAL crate.
#![no_std] #![no_std]
use cortex_ar::{
asm::{dsb, isb},
mmu::SectionAttributes,
register::{BpIAll, TlbIAll},
};
pub const NUM_L1_PAGE_TABLE_ENTRIES: usize = 4096; pub const NUM_L1_PAGE_TABLE_ENTRIES: usize = 4096;
#[derive(Debug, PartialEq, Eq, thiserror::Error)]
#[error("address is not aligned to 1MB boundary")]
pub struct AddrNotAlignedToOneMb;
#[repr(C, align(16384))] #[repr(C, align(16384))]
pub struct L1Table(pub [u32; NUM_L1_PAGE_TABLE_ENTRIES]); pub struct L1Table(pub [u32; NUM_L1_PAGE_TABLE_ENTRIES]);
@ -17,4 +27,22 @@ impl L1Table {
pub const fn as_mut_ptr(&mut self) -> *mut u32 { pub const fn as_mut_ptr(&mut self) -> *mut u32 {
self.0.as_mut_ptr() self.0.as_mut_ptr()
} }
pub fn update_page_attr(
&mut self,
addr: u32,
section_attrs: SectionAttributes,
) -> Result<(), AddrNotAlignedToOneMb> {
if addr & 0x000F_FFFF != 0 {
return Err(AddrNotAlignedToOneMb);
}
let index = addr as usize / 0x10_0000;
self.0[index] = (self.0[index] & 0xFFF0_0000) | section_attrs.as_raw_bits();
// TODO: DCache flush.
TlbIAll::write();
BpIAll::write();
dsb();
isb();
Ok(())
}
} }