Files
zynq7000-rs/zedboard-fpga-design/.gitignore
2025-03-31 19:21:04 +02:00

6 lines
56 B
Plaintext

/zedboard-rust
/.Xil
/vivado*
/sdt_out
/xsct-output.log