another try
This commit is contained in:
parent
c42bf670cc
commit
e992bf0665
@ -61,15 +61,15 @@ git submodule update
|
||||
3. Open Xilinx SDK 2018.2
|
||||
4. Import project
|
||||
* File → Import → C/C++ → Existing Code as Makefile Project
|
||||
5. Set build command. Replace <target> with either debug or release.
|
||||
* When on Linux right click project → Properties → C/C++ Build → Set build command to make <target> -j
|
||||
5. Set build command. Replace \<target\> with either debug or release.
|
||||
* When on Linux right click project → Properties → C/C++ Build → Set build command to make \<target\> -j
|
||||
* -j causes the compiler to use all available cores
|
||||
* On windows create a make target (Windows → Show View → Make Target)
|
||||
* Right click eive_obsw → New
|
||||
* Target name: all
|
||||
* Uncheck "Same as the target name"
|
||||
* Uncheck "Use builder settings"
|
||||
* As build command type: `make -j <target> WINDOWS=1`
|
||||
* As build command type: `make -j \<target\> WINDOWS=1`
|
||||
6. Run build command (double click the generated target)
|
||||
|
||||
## Debugging the software (when workstation is directly conncected to Q7S)
|
||||
|
Loading…
Reference in New Issue
Block a user