|
f5c1263dd3
|
now it compiles
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
EIVE/eive-obsw/pipeline/head This commit looks good
|
2022-02-22 20:47:09 +01:00 |
|
|
e58c375cb9
|
moved and refactored sus handler
EIVE/eive-obsw/pipeline/head There was a failure building this commit
EIVE/eive-obsw/pipeline/pr-develop There was a failure building this commit
|
2022-02-22 20:34:25 +01:00 |
|
|
6f9a1853ff
|
host compiling again
|
2021-05-17 16:37:29 +02:00 |
|
|
e337f97e62
|
solved merge conflicts
|
2021-05-12 17:01:11 +02:00 |
|
|
79a5847b67
|
Sus handler complete
|
2021-05-12 16:38:20 +02:00 |
|
|
48af7ef0fb
|
sus delay implementation
|
2021-05-12 13:06:56 +02:00 |
|
|
50d9365702
|
changed SusHandler MAX1227 to internal clock mode
|
2021-05-10 11:13:39 +02:00 |
|
|
189bdb7c90
|
working SUS in externally clocked mode
|
2021-05-09 16:48:55 +02:00 |
|
|
906c813e4c
|
write setup byte and conversions
|
2021-05-09 14:46:42 +02:00 |
|
|
07d337c6ad
|
this works with q7s and new sus
|
2021-05-09 14:39:56 +02:00 |
|
|
95f09469d1
|
this works with the old SUS
|
2021-05-09 12:09:39 +02:00 |
|
|
451729b103
|
this worked with the prototype SUS
|
2021-05-09 10:06:36 +02:00 |
|
|
6861cd399e
|
some tries to get data from max1227 in externally clocked mode
|
2021-05-08 22:49:21 +02:00 |
|
|
f4eb5d81ba
|
save before making change in spicomif
|
2021-05-07 18:48:42 +02:00 |
|
|
931c17e971
|
save before implementing SusHandler with chip select
|
2021-05-06 18:00:58 +02:00 |
|
|
ff4a156a45
|
rad sensor working
|
2021-05-03 12:49:14 +02:00 |
|
|
8d2993f88d
|
rad sensor change wip
|
2021-05-03 11:59:33 +02:00 |
|