|
|
3e8de10866
|
refactored some components
|
2021-06-11 10:37:48 +02:00 |
|
|
|
543ee54cca
|
and now the cfg file not needed anymore
|
2021-06-10 21:35:26 +02:00 |
|
|
|
621fe97d5d
|
its working
|
2021-06-10 21:31:21 +02:00 |
|
|
|
1611099cb2
|
indentation
|
2021-06-10 19:11:02 +02:00 |
|
|
|
8f61c23e62
|
refactored everything
|
2021-06-10 19:09:33 +02:00 |
|
|
|
5c40ca9ae8
|
refactored spi components for stm32
|
2021-06-10 12:05:49 +02:00 |
|
|
|
04166f87d8
|
several important changes for stm32
|
2021-06-09 23:20:42 +02:00 |
|
|
|
93db545a1a
|
added cache maintenance op
|
2021-06-05 14:50:02 +02:00 |
|
|
|
5ff344eee2
|
spi com if finished
|
2021-06-05 14:31:49 +02:00 |
|
|
|
01d3bc2568
|
converted files to cpp
|
2021-06-05 13:29:43 +02:00 |
|
|
|
be88bf1d50
|
important bugfix
|
2021-06-05 00:11:35 +02:00 |
|
|
|
f7f6e4d520
|
continued spi com if
|
2021-06-05 00:04:38 +02:00 |
|
|
|
c50868c9dc
|
continued spi com if
|
2021-06-04 17:13:14 +02:00 |
|
|
|
cb121b9faf
|
converted files to cpp continued stubs
|
2021-06-04 16:34:38 +02:00 |
|
|
|
39d2a49ca1
|
added spi com if stubs for stm32
|
2021-06-04 16:01:38 +02:00 |
|
|
|
895ba1b455
|
IRQ and POlling now working as well
|
2021-06-04 15:50:02 +02:00 |
|
|
|
ff7421e1dd
|
added spi transfer modes
|
2021-06-03 21:53:52 +02:00 |
|
|
|
66a7a4dbbe
|
added polling msp init
|
2021-06-03 21:49:16 +02:00 |
|
|
|
863dfa68a0
|
added msp init functions
|
2021-06-03 21:42:52 +02:00 |
|
|
|
abe62d807a
|
refactored irq code
|
2021-06-03 16:11:49 +02:00 |
|
|
|
78a66e1b67
|
added IRS abstraction
|
2021-06-03 15:12:34 +02:00 |
|
|
|
21414c3594
|
extended spi core
|
2021-06-03 14:38:34 +02:00 |
|
|
|
dc6327b909
|
added spi hal functions
|
2021-06-03 14:03:38 +02:00 |
|
|
|
22384aec6a
|
continued stm32 spi code
|
2021-06-03 14:00:50 +02:00 |
|
