add tc and tm module
This commit is contained in:
parent
728796472d
commit
f07a1bbb62
@ -25,7 +25,7 @@ fn main() {
|
||||
some_bool: true as u8,
|
||||
some_u16: 0x42,
|
||||
some_i32: -200,
|
||||
some_float: 7.7 as f32
|
||||
some_float: 7.7_f32
|
||||
};
|
||||
|
||||
let out = to_stdvec(&pc_test).unwrap();
|
||||
@ -35,7 +35,7 @@ fn main() {
|
||||
some_bool: true as u8,
|
||||
some_u16: U16::from(0x42),
|
||||
some_i32: I32::from(-200),
|
||||
some_float: (7.7 as f32).to_ne_bytes()
|
||||
some_float: 7.7_f32.to_ne_bytes()
|
||||
};
|
||||
let mut slice = [0; 11];
|
||||
sample_hk.write_to(slice.as_mut_slice());
|
||||
|
@ -1,5 +1,7 @@
|
||||
//! # Space related components including CCSDS and ECSS packet standards
|
||||
use serde::{Deserialize, Serialize};
|
||||
pub mod tc;
|
||||
pub mod tm;
|
||||
|
||||
#[derive(Serialize, Deserialize, Debug, PartialEq, Copy, Clone)]
|
||||
pub enum PacketType {
|
||||
|
0
src/sp/tc.rs
Normal file
0
src/sp/tc.rs
Normal file
0
src/sp/tm.rs
Normal file
0
src/sp/tm.rs
Normal file
Loading…
Reference in New Issue
Block a user