154 lines
4.3 KiB
Rust
154 lines
4.3 KiB
Rust
|
#[doc = "Register `IRQ_CLR` writer"]
|
||
|
pub struct W(crate::W<IRQ_CLR_SPEC>);
|
||
|
impl core::ops::Deref for W {
|
||
|
type Target = crate::W<IRQ_CLR_SPEC>;
|
||
|
#[inline(always)]
|
||
|
fn deref(&self) -> &Self::Target {
|
||
|
&self.0
|
||
|
}
|
||
|
}
|
||
|
impl core::ops::DerefMut for W {
|
||
|
#[inline(always)]
|
||
|
fn deref_mut(&mut self) -> &mut Self::Target {
|
||
|
&mut self.0
|
||
|
}
|
||
|
}
|
||
|
impl From<crate::W<IRQ_CLR_SPEC>> for W {
|
||
|
#[inline(always)]
|
||
|
fn from(writer: crate::W<IRQ_CLR_SPEC>) -> Self {
|
||
|
W(writer)
|
||
|
}
|
||
|
}
|
||
|
#[doc = "Field `RAMSBE` writer - RAM Single Bit Interrupt"]
|
||
|
pub struct RAMSBE_W<'a> {
|
||
|
w: &'a mut W,
|
||
|
}
|
||
|
impl<'a> RAMSBE_W<'a> {
|
||
|
#[doc = r"Sets the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn set_bit(self) -> &'a mut W {
|
||
|
self.bit(true)
|
||
|
}
|
||
|
#[doc = r"Clears the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn clear_bit(self) -> &'a mut W {
|
||
|
self.bit(false)
|
||
|
}
|
||
|
#[doc = r"Writes raw bits to the field"]
|
||
|
#[inline(always)]
|
||
|
pub fn bit(self, value: bool) -> &'a mut W {
|
||
|
self.w.bits = value as u32;
|
||
|
self.w
|
||
|
}
|
||
|
}
|
||
|
#[doc = "Field `RAMMBE` writer - RAM Multi Bit Interrupt"]
|
||
|
pub struct RAMMBE_W<'a> {
|
||
|
w: &'a mut W,
|
||
|
}
|
||
|
impl<'a> RAMMBE_W<'a> {
|
||
|
#[doc = r"Sets the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn set_bit(self) -> &'a mut W {
|
||
|
self.bit(true)
|
||
|
}
|
||
|
#[doc = r"Clears the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn clear_bit(self) -> &'a mut W {
|
||
|
self.bit(false)
|
||
|
}
|
||
|
#[doc = r"Writes raw bits to the field"]
|
||
|
#[inline(always)]
|
||
|
pub fn bit(self, value: bool) -> &'a mut W {
|
||
|
self.w.bits = (self.w.bits & !(0x01 << 1)) | ((value as u32 & 0x01) << 1);
|
||
|
self.w
|
||
|
}
|
||
|
}
|
||
|
#[doc = "Field `ROMSBE` writer - ROM Single Bit Interrupt"]
|
||
|
pub struct ROMSBE_W<'a> {
|
||
|
w: &'a mut W,
|
||
|
}
|
||
|
impl<'a> ROMSBE_W<'a> {
|
||
|
#[doc = r"Sets the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn set_bit(self) -> &'a mut W {
|
||
|
self.bit(true)
|
||
|
}
|
||
|
#[doc = r"Clears the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn clear_bit(self) -> &'a mut W {
|
||
|
self.bit(false)
|
||
|
}
|
||
|
#[doc = r"Writes raw bits to the field"]
|
||
|
#[inline(always)]
|
||
|
pub fn bit(self, value: bool) -> &'a mut W {
|
||
|
self.w.bits = (self.w.bits & !(0x01 << 2)) | ((value as u32 & 0x01) << 2);
|
||
|
self.w
|
||
|
}
|
||
|
}
|
||
|
#[doc = "Field `ROMMBE` writer - ROM Multi Bit Interrupt"]
|
||
|
pub struct ROMMBE_W<'a> {
|
||
|
w: &'a mut W,
|
||
|
}
|
||
|
impl<'a> ROMMBE_W<'a> {
|
||
|
#[doc = r"Sets the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn set_bit(self) -> &'a mut W {
|
||
|
self.bit(true)
|
||
|
}
|
||
|
#[doc = r"Clears the field bit"]
|
||
|
#[inline(always)]
|
||
|
pub fn clear_bit(self) -> &'a mut W {
|
||
|
self.bit(false)
|
||
|
}
|
||
|
#[doc = r"Writes raw bits to the field"]
|
||
|
#[inline(always)]
|
||
|
pub fn bit(self, value: bool) -> &'a mut W {
|
||
|
self.w.bits = (self.w.bits & !(0x01 << 3)) | ((value as u32 & 0x01) << 3);
|
||
|
self.w
|
||
|
}
|
||
|
}
|
||
|
impl W {
|
||
|
#[doc = "Bit 0 - RAM Single Bit Interrupt"]
|
||
|
#[inline(always)]
|
||
|
pub fn ramsbe(&mut self) -> RAMSBE_W {
|
||
|
RAMSBE_W { w: self }
|
||
|
}
|
||
|
#[doc = "Bit 1 - RAM Multi Bit Interrupt"]
|
||
|
#[inline(always)]
|
||
|
pub fn rammbe(&mut self) -> RAMMBE_W {
|
||
|
RAMMBE_W { w: self }
|
||
|
}
|
||
|
#[doc = "Bit 2 - ROM Single Bit Interrupt"]
|
||
|
#[inline(always)]
|
||
|
pub fn romsbe(&mut self) -> ROMSBE_W {
|
||
|
ROMSBE_W { w: self }
|
||
|
}
|
||
|
#[doc = "Bit 3 - ROM Multi Bit Interrupt"]
|
||
|
#[inline(always)]
|
||
|
pub fn rommbe(&mut self) -> ROMMBE_W {
|
||
|
ROMMBE_W { w: self }
|
||
|
}
|
||
|
#[doc = "Writes raw bits to the register."]
|
||
|
#[inline(always)]
|
||
|
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
|
||
|
self.0.bits(bits);
|
||
|
self
|
||
|
}
|
||
|
}
|
||
|
#[doc = "Clear EDAC Error Interrupt Status\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [irq_clr](index.html) module"]
|
||
|
pub struct IRQ_CLR_SPEC;
|
||
|
impl crate::RegisterSpec for IRQ_CLR_SPEC {
|
||
|
type Ux = u32;
|
||
|
}
|
||
|
#[doc = "`write(|w| ..)` method takes [irq_clr::W](W) writer structure"]
|
||
|
impl crate::Writable for IRQ_CLR_SPEC {
|
||
|
type Writer = W;
|
||
|
}
|
||
|
#[doc = "`reset()` method sets IRQ_CLR to value 0"]
|
||
|
impl crate::Resettable for IRQ_CLR_SPEC {
|
||
|
#[inline(always)]
|
||
|
fn reset_value() -> Self::Ux {
|
||
|
0
|
||
|
}
|
||
|
}
|