Commit Graph

28 Commits

Author SHA1 Message Date
67128b398c
bugfix, seems to work now
All checks were successful
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
2023-03-01 16:58:07 +01:00
c251d93305
wörkz
All checks were successful
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
2023-03-01 16:36:21 +01:00
11f476878d
rework SUS polling
Some checks are pending
EIVE/eive-obsw/pipeline/head Build started...
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
2023-02-28 19:14:15 +01:00
191d5f1268
refactored TM funnels to allow multiple TM recipients 2022-11-02 10:20:14 +01:00
447c4d5c88
all retval replacements
All checks were successful
EIVE/eive-obsw/pipeline/head This commit looks good
2022-08-24 17:27:47 +02:00
4a28f79e3a
updates for new API 2022-08-15 11:57:57 +02:00
b3bb76c75f bugfixes in hk handling
Some checks failed
EIVE/eive-obsw/pipeline/head There was a failure building this commit
2022-06-03 18:03:25 +02:00
66627741f9
periodic HK definitions for all device handlers 2022-04-07 11:53:21 +02:00
007badc324
bugfix in SUS device handler
All checks were successful
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
EIVE/eive-obsw/pipeline/head This commit looks good
2022-04-03 20:35:49 +02:00
e4d1cdafcc
various smaller bugfixes
All checks were successful
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
2022-03-22 11:07:31 +01:00
0b215bf7e0
use radfet enable pin now
All checks were successful
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
2022-02-24 11:47:32 +01:00
f5c1263dd3 now it compiles
All checks were successful
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
EIVE/eive-obsw/pipeline/head This commit looks good
2022-02-22 20:47:09 +01:00
e58c375cb9 moved and refactored sus handler
Some checks failed
EIVE/eive-obsw/pipeline/head There was a failure building this commit
EIVE/eive-obsw/pipeline/pr-develop There was a failure building this commit
2022-02-22 20:34:25 +01:00
6f9a1853ff host compiling again 2021-05-17 16:37:29 +02:00
e337f97e62 solved merge conflicts 2021-05-12 17:01:11 +02:00
79a5847b67 Sus handler complete 2021-05-12 16:38:20 +02:00
48af7ef0fb sus delay implementation 2021-05-12 13:06:56 +02:00
50d9365702 changed SusHandler MAX1227 to internal clock mode 2021-05-10 11:13:39 +02:00
189bdb7c90 working SUS in externally clocked mode 2021-05-09 16:48:55 +02:00
906c813e4c write setup byte and conversions 2021-05-09 14:46:42 +02:00
07d337c6ad this works with q7s and new sus 2021-05-09 14:39:56 +02:00
95f09469d1 this works with the old SUS 2021-05-09 12:09:39 +02:00
451729b103 this worked with the prototype SUS 2021-05-09 10:06:36 +02:00
6861cd399e some tries to get data from max1227 in externally clocked mode 2021-05-08 22:49:21 +02:00
f4eb5d81ba save before making change in spicomif 2021-05-07 18:48:42 +02:00
931c17e971 save before implementing SusHandler with chip select 2021-05-06 18:00:58 +02:00
ff4a156a45 rad sensor working 2021-05-03 12:49:14 +02:00
8d2993f88d rad sensor change wip 2021-05-03 11:59:33 +02:00