Jakob Meier
|
63965e2f68
|
enabled rx lines of syrlinks rs485 transceiver chips
|
2021-11-21 13:59:18 +01:00 |
|
Jakob Meier
|
556a3986c1
|
pdec handler
|
2021-11-01 12:41:20 +01:00 |
|
|
0237a22ae9
|
using old names again
EIVE/eive-obsw/pipeline/head This commit looks good
|
2021-10-13 15:42:55 +02:00 |
|
|
7c673d6e7f
|
bugfixes in max31685, indexing adapted
EIVE/eive-obsw/pipeline/head This commit looks good
|
2021-10-12 17:55:36 +02:00 |
|
Jakob Meier
|
5da2a45881
|
gpios to enable rs485 tx clock and tx data
EIVE/eive-obsw/pipeline/head This commit looks good
|
2021-10-08 14:15:33 +02:00 |
|
Jakob Meier
|
d54e2276d6
|
ccsds handler wip
|
2021-09-22 16:54:55 +02:00 |
|
|
3354f2a696
|
acd board tests continued
EIVE/eive-obsw/pipeline/head This commit looks good
|
2021-09-13 18:07:07 +02:00 |
|
|
94979e3561
|
pulling reset pin gnss high
EIVE/eive-obsw/pipeline/head This commit looks good
EIVE/eive-obsw/pipeline/pr-develop This commit looks good
|
2021-09-02 20:27:12 +02:00 |
|
|
2f72b4e42a
|
cleaned up
EIVE/eive-obsw/pipeline/head This commit looks good
|
2021-08-17 19:50:48 +02:00 |
|
|
9790b395e6
|
include replacements
EIVE/eive-obsw/pipeline/head This commit looks good
|
2021-08-03 15:58:01 +02:00 |
|
|
b3dfbcf7fe
|
removed fsfw_hal
|
2021-07-15 19:06:57 +02:00 |
|
|
8e98de6f3c
|
added spi mux functionality to the rwSpiCallback
|
2021-07-01 10:53:50 +02:00 |
|
Martin Zietz
|
8284ebec9f
|
rw wip
|
2021-06-24 12:04:36 +02:00 |
|
|
51dba9f2e9
|
rw chip select decoding
|
2021-06-21 17:15:19 +02:00 |
|
|
33a55d7114
|
RwHandler first commands
|
2021-06-21 09:50:26 +02:00 |
|
|
6fa9b65345
|
compile failure
|
2021-05-27 14:04:33 +02:00 |
|
|
623f52398e
|
moved fsfwconfig into linux folder
|
2021-05-17 20:03:56 +02:00 |
|