Commit Graph

6 Commits

Author SHA1 Message Date
fb158caf6e
HAL update
All checks were successful
Rust/va108xx-hal/pipeline/head This commit looks good
Rust/va108xx-hal/pipeline/pr-main This commit looks good
- SPI: Clear TX and RX FIFO for transfers
- Added `port_mux` function to manually select function for pins
2021-12-12 14:21:49 +01:00
9af01f3067 Added PWM implementation and example 2021-12-05 17:44:18 +01:00
c07d937c12
added a few inline always directives 2021-11-13 18:58:24 +01:00
af5a831579 Added GPIO IRQ interface, refactoring
- Adds the IRQ interface to configure interrupts on output and input pins
- Moved the `FilterClkSel` struct to the `clock` module, reexporting in `gpio`
- Added function to set clock divisor registers
- Clearing output state at initialization of Output pins
- Added utility function to set up millisecond timer
2021-11-13 14:51:24 +01:00
04830087da GPIO optimization and tweaks
- Some functions marked inline
- Doc updated
2021-11-11 20:01:40 +01:00
63be6ed5fe Refactored GPIO module
- The GPIO module uses type-level programming now
- Implementation heavily based on the ATSAMD GPIO HAL:
  https://docs.rs/atsamd-hal/0.13.0/atsamd_hal/gpio/v2/index.html
- Changes to API, but no passing of peripheral references necessary
  anymore. All examples and tests updated accordingly
2021-11-11 17:39:26 +01:00