Robin Müller
b776bd2823
clippy: remove unnecessary casts
Rust/va108xx-hal/pipeline/head There was a failure building this commit
Details
2023-01-11 00:41:07 +01:00
Robin Müller
0ee53c70d5
add Eq auto-derives
Rust/va108xx-hal/pipeline/head This commit looks good
Details
2022-09-13 10:47:11 +02:00
Robin Müller
147c57defb
run cargo fmt
Rust/va108xx-hal/pipeline/head This commit looks good
Details
2022-05-02 16:52:31 +02:00
Robin Müller
5cbbb53094
some minor improvements
...
Rust/va108xx-hal/pipeline/head This commit looks good
Details
- Docs updated, internal architecture improvements
2021-12-21 00:30:28 +01:00
Robin Müller
e3cdd21b41
added link to new example
Rust/va108xx-hal/pipeline/head This commit looks good
Details
2021-12-20 23:51:37 +01:00
Robin Müller
9a5c9ac53c
update changelog and manifest
...
Rust/va108xx-hal/pipeline/head This commit looks good
Details
Rust/va108xx-hal/pipeline/pr-main This commit looks good
Details
- Clippy fixes
2021-12-20 11:39:30 +01:00
Robin Müller
a8b484d66f
UART reception and echo reply now working
...
Rust/va108xx-hal/pipeline/head This commit looks good
Details
- Important bugfix in UART: use `modify` instead of `write` when enabling
or disabling TX or RX
- Extend RTIC example application. Reply handling is dispatched to lower
priority interrupt
2021-12-20 11:25:00 +01:00
Robin Müller
d5b12c8343
some fixes for manifest file
Rust/va108xx-hal/pipeline/head This commit looks good
Details
2021-12-19 14:25:15 +01:00
Robin Müller
f376a43f41
Major refactoring
...
Rust/va108xx-hal/pipeline/head There was a failure building this commit
Details
- Improved IRQ handling, which makes most unsafe unmask operations
in user code absolete
- Add first UART RX handlers which use an IRQ
2021-12-19 14:18:10 +01:00
Robin Müller
659b7e8f27
Replaced Hertz by impl Into<Hertz> completely
Rust/va108xx-hal/pipeline/head This commit looks good
Details
Rust/va108xx-hal/pipeline/pr-main Build started...
Details
2021-12-09 23:19:21 +01:00
Robin Müller
2de11478fb
updated all example links
2021-12-06 16:02:51 +01:00
Robin Müller
4feb74e4a6
SPI improvements / Clock passing update
...
1. Using `impl Into<Hertz>` instead of Hertz now to increase
usability for users
2. Update for SPI API to increase usability
2021-11-21 20:18:42 +01:00
Robin Müller
cbc7c88112
Added SPI implementation
...
- First SPI HAL implementation for blocking mode
- Added example for SPI as well which uses loopback mode
and regular mode
2021-11-20 23:57:08 +01:00
Robin Müller
af5a831579
Added GPIO IRQ interface, refactoring
...
- Adds the IRQ interface to configure interrupts on output and input pins
- Moved the `FilterClkSel` struct to the `clock` module, reexporting in `gpio`
- Added function to set clock divisor registers
- Clearing output state at initialization of Output pins
- Added utility function to set up millisecond timer
2021-11-13 14:51:24 +01:00
Robin Müller
04830087da
GPIO optimization and tweaks
...
- Some functions marked inline
- Doc updated
2021-11-11 20:01:40 +01:00
Robin Müller
63be6ed5fe
Refactored GPIO module
...
- The GPIO module uses type-level programming now
- Implementation heavily based on the ATSAMD GPIO HAL:
https://docs.rs/atsamd-hal/0.13.0/atsamd_hal/gpio/v2/index.html
- Changes to API, but no passing of peripheral references necessary
anymore. All examples and tests updated accordingly
2021-11-11 17:39:26 +01:00
Robin Müller
b18e32e0cc
Rust edition bumped & UART implementation
...
- Also adds UART example
2021-11-09 18:37:52 +01:00
Robin Müller