dc4639b2f0
some timer extensions
Rust/va108xx-hal/pipeline/head This commit looks good
2022-05-02 16:23:19 +02:00
5cbbb53094
some minor improvements
...
Rust/va108xx-hal/pipeline/head This commit looks good
- Docs updated, internal architecture improvements
2021-12-21 00:30:28 +01:00
491ef3ce09
update example documentation
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-21 00:06:50 +01:00
e3cdd21b41
added link to new example
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-20 23:51:37 +01:00
482a725ef7
Merge pull request 'IRQ Handling Update and UART IRQ Handler' ( #5 ) from irq-handling-uart-update into main
...
Rust/va108xx-hal/pipeline/head This commit looks good
Reviewed-on: #5
2021-12-20 23:49:07 +01:00
9f5a31c5b6
small changelog update
Rust/va108xx-hal/pipeline/head Build started...
Rust/va108xx-hal/pipeline/pr-main Build started...
2021-12-20 23:48:50 +01:00
5cbec366bc
added Arduino Due test script
Rust/va108xx-hal/pipeline/pr-main This commit looks good
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-20 23:40:15 +01:00
9a5c9ac53c
update changelog and manifest
...
Rust/va108xx-hal/pipeline/head This commit looks good
Rust/va108xx-hal/pipeline/pr-main This commit looks good
- Clippy fixes
2021-12-20 11:39:30 +01:00
a8b484d66f
UART reception and echo reply now working
...
Rust/va108xx-hal/pipeline/head This commit looks good
- Important bugfix in UART: use `modify` instead of `write` when enabling
or disabling TX or RX
- Extend RTIC example application. Reply handling is dispatched to lower
priority interrupt
2021-12-20 11:25:00 +01:00
d458a81635
RTIC additions
...
Rust/va108xx-hal/pipeline/head This commit looks good
- Use RTIC in UART IRQ example
- Add RTIC template
2021-12-19 14:38:11 +01:00
d5b12c8343
some fixes for manifest file
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-19 14:25:15 +01:00
f376a43f41
Major refactoring
...
Rust/va108xx-hal/pipeline/head There was a failure building this commit
- Improved IRQ handling, which makes most unsafe unmask operations
in user code absolete
- Add first UART RX handlers which use an IRQ
2021-12-19 14:18:10 +01:00
dc2426a905
make clock enable function inline
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-18 15:48:14 +01:00
de607b1950
small fix for CI/CD
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-18 14:41:56 +01:00
c954fd185d
update changelog, bump revision
Rust/va108xx-hal/pipeline/head There was a failure building this commit
2021-12-18 14:34:37 +01:00
732f3e3bc8
use HAL delay instead of bare metal delay
2021-12-18 14:31:44 +01:00
bdbe666a2c
applied cargo fmt
Rust/va108xx-hal/pipeline/head There was a failure building this commit
2021-12-17 10:36:05 +01:00
b9d4d7214c
Merge branch 'main' of https://egit.irs.uni-stuttgart.de/rust/va108xx-hal
Rust/va108xx-hal/pipeline/head There was a failure building this commit
2021-12-16 11:26:53 +01:00
0bc7e0f341
new blinky example, cargo.toml update
2021-12-16 11:26:26 +01:00
59463fbaba
try without use-cross in CI
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-13 00:04:09 +01:00
439e1d43e7
update link
2021-12-12 23:51:47 +01:00
2abf35bb6e
simplified ci files
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-12 23:49:44 +01:00
a1c0fb90e0
update example link
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-12 23:04:21 +01:00
87b0180e6f
Merge pull request 'HAL update' ( #4 ) from mueller/hal-update into main
...
Rust/va108xx-hal/pipeline/head This commit looks good
Reviewed-on: #4
2021-12-12 14:39:13 +01:00
f39863e59f
bump version
Rust/va108xx-hal/pipeline/head This commit looks good
Rust/va108xx-hal/pipeline/pr-main This commit looks good
2021-12-12 14:35:15 +01:00
fb158caf6e
HAL update
...
Rust/va108xx-hal/pipeline/head This commit looks good
Rust/va108xx-hal/pipeline/pr-main This commit looks good
- SPI: Clear TX and RX FIFO for transfers
- Added `port_mux` function to manually select function for pins
2021-12-12 14:21:49 +01:00
3fc8ce519a
Merge pull request 'SPI Bugfix' ( #3 ) from mueller/spi-bugfix into main
...
Rust/va108xx-hal/pipeline/head This commit looks good
Reviewed-on: #3
2021-12-11 17:53:11 +01:00
2ad405d325
update changelog, bump to v0.4.1
Rust/va108xx-hal/pipeline/pr-main This commit looks good
Rust/va108xx-hal/pipeline/head Build started...
2021-12-11 17:46:05 +01:00
063a7a56e5
init blockmode was not set
2021-12-11 17:45:06 +01:00
1db363fe1a
Merge pull request 'Replaced Hertz by impl Into<Hertz> completely' ( #2 ) from mueller/impl-into-hertz into main
...
Rust/va108xx-hal/pipeline/head This commit looks good
Reviewed-on: #2
2021-12-09 23:28:58 +01:00
659b7e8f27
Replaced Hertz by impl Into<Hertz> completely
Rust/va108xx-hal/pipeline/head This commit looks good
Rust/va108xx-hal/pipeline/pr-main Build started...
2021-12-09 23:19:21 +01:00
5f6914a93a
update changelog and some more links
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-06 16:04:55 +01:00
2de11478fb
updated all example links
2021-12-06 16:02:51 +01:00
6f1d2554d5
issues with Markdown
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-06 15:49:03 +01:00
166bc5d9b0
update changelog
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-06 15:46:35 +01:00
2ecfdb770f
bump version to v0.3.0
Rust/va108xx-hal/pipeline/head This commit looks good
2021-12-06 15:44:09 +01:00
b4200fc8c5
Merge pull request 'EGit integration' ( #1 ) from mueller/egit-integration into main
...
Rust/va108xx-hal/pipeline/head This commit looks good
Reviewed-on: #1
2021-12-06 15:40:12 +01:00
698af5fa9f
EGit integration
...
Rust/va108xx-hal/pipeline/pr-main This commit looks good
- Changed license to Apache-2.0 only
- Added NOTICE file
- Added Jenkins CI/CD files
2021-12-06 15:18:39 +01:00
f2ca18469b
update README
2021-12-06 12:52:34 +01:00
5495cf6ab6
updated link in README
2021-12-06 12:50:06 +01:00
Robin Mueller
470346a019
Merge pull request #25 from robamu-org/mueller/cascade
...
added cascade example
2021-12-06 12:47:26 +01:00
5f712b6ab7
added cascade example
...
- Slight change to CountDownTimer input parameter format
2021-12-06 12:39:13 +01:00
bors[bot]
54e016f0e3
Merge #24
...
24: Bump to v0.2.3 r=robamu a=robamu
- Added API to reset peripherals
- Improved API of timer.
- Separation of TIM reg and TIM pin interface
Co-authored-by: Robin Mueller <robin.mueller.m@gmail.com>
2021-12-05 22:05:29 +00:00
e3e978e958
Bump to v0.2.3, update CHANGELOG
2021-12-05 23:03:28 +01:00
779d5a94ec
Timer API now macroless
...
- Separation of TIM reg and TIM pin IF
- Improvements of API
2021-12-05 23:00:28 +01:00
dd7d29ec72
bump required PAC version
2021-12-05 21:58:43 +01:00
bors[bot]
5c00459f23
Merge #23
...
23: Added PWM implementation and example r=robamu a=robamu
- Type safe API for the PWM peripheral
Co-authored-by: Robin Mueller <robin.mueller.m@gmail.com>
2021-12-05 16:47:38 +00:00
9af01f3067
Added PWM implementation and example
2021-12-05 17:44:18 +01:00
bors[bot]
baec0980b7
Merge #22
...
22: Added EDAC API r=robamu a=robamu
Co-authored-by: Robin Mueller <robin.mueller.m@gmail.com>
2021-12-04 21:01:41 +00:00
554b9c8550
Added EDAC API
2021-12-04 22:00:45 +01:00